Temperature Effects in Semiconductors

The changes in temperature described in the previous chapter affect the speed, power, and reliability of our systems. Throughout this book, we will examine all three of these metrics, though the majority of our discussion will be on how temperature affects the speed performance. In this chapter, we discuss the problem of temperature variation at the device and circuit level. In Sect. 2.1, we provide a background on the material dependences on temperature. In Sect. 2.2, the normal and reverse temperature dependence regimes are described. In Sect. 2.3, we explore how these dependences change with technology scaling and the introduction of new processing materials, such as high-κ dielectrics and metal gates.

[1]  Kiyoo Itoh,et al.  Supply voltage scaling for temperature insensitive CMOS circuit operation , 1998 .

[2]  Hiroshi Iwai,et al.  On the scaling issues and high-κ replacement of ultrathin gate dielectrics for nanoscale MOS transistors , 2006 .

[3]  Massoud Pedram,et al.  Standby and Active Leakage Current Control and Minimization in CMOS VLSI Circuits , 2005, IEICE Trans. Electron..

[4]  Trevor Mudge,et al.  Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads , 2002, ICCAD 2002.

[5]  J. T. Clemens,et al.  Characterization of the electron mobility in the inverted <100> Si surface , 1979, 1979 International Electron Devices Meeting.

[6]  Changhae Park,et al.  Reversal of temperature dependence of integrated circuits operating at very low voltages , 1995, Proceedings of International Electron Devices Meeting.

[7]  Chang-Chi Lee,et al.  On the thermal stability margins of high-leakage current packaged devices , 2006, 2006 8th Electronics Packaging Technology Conference.

[8]  J.M.C. Stork,et al.  The impact of high-/spl kappa/ gate dielectrics and metal gate electrodes on sub-100 nm MOSFETs , 1999 .

[9]  Ping Keung Ko,et al.  A MOSFET electron mobility model of wide temperature range (77 - 400 K) for IC simulation , 1997 .

[10]  U. Ruckert,et al.  Extending scaling theory by adequately considering velocity saturation , 2002, 15th Annual IEEE International ASIC/SOC Conference.

[11]  Saurabh Dighe,et al.  Adaptive Frequency and Biasing Techniques for Tolerance to Dynamic Temperature-Voltage Variations and Aging , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[12]  Yu Cao,et al.  New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration , 2006, IEEE Transactions on Electron Devices.

[13]  Paul Ampadu,et al.  Normal and Reverse Temperature Dependence in Variation-Tolerant Nanoscale Systems with High-k Dielectrics and Metal Gates , 2008, NanoNet.

[14]  Takashi SATO,et al.  On-chip thermal gradient analysis and temperature flattening for SoC design , 2005, ASP-DAC '05.

[15]  Y. P. Varshni.  Temperature dependence of the energy gap in semiconductors , 1967 .

[16]  Yehea I. Ismail,et al.  On the Scaling of Temperature-Dependent Effects , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  X. Garros,et al.  75 nm damascene metal gate and high-k integration for advanced CMOS devices , 2002, Digest. International Electron Devices Meeting,.

[18]  C. Hu,et al.  Modelling temperature effects of quarter micrometre MOSFETs in BSIM3v3 for circuit simulation , 1997 .

[19]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[20]  Kaushik Roy,et al.  Leakage Power Analysis and Reduction for Nanoscale Circuits , 2006, IEEE Micro.

[21]  Robin Wilson,et al.  Timing analysis in presence of supply voltage and temperature variations , 2006, ISPD '06.

[22]  J. Black,et al.  Electromigration—A brief survey and some recent results , 1969 .

[23]  H. Shichman,et al.  Modeling and simulation of insulated-gate field-effect transistor switching circuits , 1968 .

[24]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[25]  Ali Dasdan,et al.  Handling inverted temperature dependence in static timing analysis , 2006, TODE.

[26]  Manoj Sachdev,et al.  Variation-Aware Adaptive Voltage Scaling System , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[27]  Matthias Bucher,et al.  Compact modelling of ultra deep submicron CMOS devices , 2002 .

[28]  Volkan Kursun,et al.  Reversed Temperature-Dependent Propagation Delay Characteristics in Nanometer CMOS Circuits , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[29]  D. E. Burk,et al.  MOSFET electron inversion layer mobilities-a physically based semi-empirical model for a wide temperature range , 1989 .

[30]  Nobuto Ono,et al.  On-Chip Thermal Gradient Analysis and Temperature Flattening for SoC Design , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[31]  C. Hu,et al.  MOSFET carrier mobility model based on gate oxide thickness, threshold and gate voltages , 1996 .

[32]  I. Filanovsky,et al.  Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits , 2001 .

[33]  F. Fang,et al.  Hot Electron Effects and Saturation Velocities in Silicon Inversion Layers , 1970 .

[34]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.