论文信息 - Variations-aware low-power design with voltage scaling

Variations-aware low-power design with voltage scaling

We present a new methodology which takes into consideration the effect of within-die (WID) process variations on a low-voltage parallel system. We show that in the presence of process variations one should use a higher supply voltage than would otherwise be predicted to minimize the power consumption of parallel systems. Previous analyses, which ignored WID process variations, provide a lower nonoptimal supply voltage which can underestimate the energy/operation by 8.2X. We also present a novel technique to limit the effect of temperature variations in a parallel system. As temperatures increases, the scheme reduces the power increase by 43% allowing the system to remain at its optimal supply voltage across different temperatures.

Vivek De | Farid N. Najm | Muhammad M. Khellah | Navid Azizi

[1] Benton H. Calhoun,et al. Device sizing for minimum energy operation in subthreshold circuits , 2004 .

[2] Anantha P. Chandrakasan,et al. Low Power Digital CMOS Design , 1995 .

[3] David Blaauw,et al. Simultaneous subthreshold and gate-oxide tunneling leakage current analysis in nanometer CMOS design , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[4] Sani R. Nassif,et al. Models of process variations in device and interconnect , 2000 .

[5] Christer Svensson,et al. Trading speed for low power by choice of supply and threshold voltages , 1993 .

[6] Stefan Kubicek,et al. Analysis of leakage currents and impact on off-state power consumption for CMOS technology in the 100-nm regime , 2000 .

[7] Doris Schmitt-Landsiedel,et al. The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits , 1996, ISLPED '96.

[8] C. Webb,et al. A scalable X86 CPU design for 90 nm process , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[9] Anantha Chandrakasan,et al. Models of Process Variations in Device and Interconnect , 2001 .

[10] Kaushik Roy,et al. Ultra-low power DLMS adaptive filter for hearing aid applications , 2001, ISLPED '01.