A CMOS Current-Steering D/A Converter With Full-Swing Output Voltage and a Quaternary Driver

This brief describes a CMOS current-steering digital-to-analog converter (D/A converter, DAC) with a full-swing output signal. Generally, a normal current-steering DAC cannot have a full-swing output signal because conventional DACs have an inevitable voltage drop at the output current cell. In order to improve the drawbacks, we propose a new scheme of quaternary driver and an output current cell composed of both nMOS and pMOS. First, the nMOS operates from the power supply to the half of the power supply. Second, the pMOS operates independently from the half of the power supply to the ground voltage. Then, the final output voltage is obtained through a multiplexer that is driven by a quaternary driver that selects the optimized current cell. A 6-bit 1-GS/s current-steering DAC has been fabricated with Dongbu 0.11-μm 1-poly 6-metal (1P6M) CMOS technology to verify the performance of the proposed full-swing DAC. The effective chip area is 0.46 mm2, and power consumption is about 19.1 mW. The measured results reveal that the DAC has a full-swing output signal.

[1]  James F. Buckwalter,et al.  A 10 bit, 300 MS/s Nyquist Current-Steering Power DAC With 6 V$_{\rm PP}$ Output Swing , 2014, IEEE Journal of Solid-State Circuits.

[2]  Soon-Jyh Chang,et al.  A 6-bit Current-Steering DAC With Compound Current Cells for Both Communication and Rail-to-Rail Voltage-Source Applications , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  H. Hegt,et al.  An on-chip self-calibration method for current mismatch in D/A converters , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[4]  M. Steyaert,et al.  A 12 b 500 MSample/s current-steering CMOS D/A converter , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[5]  Hung-Yu Wang,et al.  Design of 12-bit 100-MHz current-steering DAC for SOC applications , 2005, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05).

[6]  M. Steyaert,et al.  A 130 nm CMOS 6-bit Full Nyquist 3 GS/s DAC , 2007, IEEE Journal of Solid-State Circuits.

[7]  Hae-Seung Lee,et al.  Output impedance requirements for DACs , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[8]  Yonghua Cong,et al.  A 1.5 V 14 b 100 MS/s self-calibrated DAC , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[9]  Sungkyung Park,et al.  A digital-to-analog converter based on differential-quad switching , 2002, IEEE J. Solid State Circuits.

[10]  K. O'Sullivan,et al.  A 12-bit 320-MSample/s current-steering CMOS D/A converter in 0.44 mm/sup 2/ , 2004, IEEE Journal of Solid-State Circuits.

[11]  Qiuting Huang,et al.  A 200MS/s 14b 97mW DAC in 0.18/spl mu/m CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[12]  John D. Hyde,et al.  A 300-MS/s 14-bit digital-to-analog converter in logic CMOS , 2003, IEEE J. Solid State Circuits.

[13]  W. Sansen,et al.  SFDR-bandwidth limitations for high speed high resolution current steering CMOS D/A converters , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).

[14]  Michiel Steyaert,et al.  A 130 nm CMOS 6-bit full nyquist 3GS/s DAC , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[15]  M. Clara,et al.  A 1.5V 13bit 130-300MS/s self-calibrated DAC with active output stage and 50MHz signal bandwidth in 0.13μm CMOS , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[16]  Georges Gielen,et al.  A 14-bit intrinsic accuracy Q2 random walk CMOS DAC , 1999, IEEE J. Solid State Circuits.