A 13-bit 0.005-mm2 40-MS/s SAR ADC With kT/C Noise Cancellation

As any analog-to-digital converter (ADC) with a front-end sample-and-hold (S/H) circuit, successive approximation register (SAR) ADC suffers from a fundamental signal-to-noise ratio (SNR) challenge: its sampling kT/C noise. To satisfy the SNR requirement, the input capacitor size has to be sufficiently large, leading to a great burden for the design of the ADC input driver and reference buffer. This article presents an SAR ADC with a kT/C noise-cancellation technique. It enables the substantial reduction of ADC input capacitor size but without the large kT/C noise penalty. It greatly relaxes the requirement for ADC input driver and reference buffer. Built in 40-nm CMOS, a prototype 13-bit ADC has only 240-fF input capacitance and occupies a small area of 0.005 mm2. Operating at 40 MS/s, it achieves a 69-dB signal-to-noise-and-distortion ratio (SNDR) across the Nyquist frequency band while consuming 591 $\mu \text{W}$ of power.

[1]  Eitake Ibaragi,et al.  A 14b 80 MS/s SAR ADC With 73.6 dB SNDR in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[2]  Bang-Sup Song,et al.  A 15-bit Linear 20-MS/s Pipelined ADC Digitally Calibrated With Signal-Dependent Dithering , 2008, IEEE Journal of Solid-State Circuits.

[3]  B. Baylac,et al.  Low-level MOS transistor amplifier using storage techniques , 1973 .

[4]  Wei-Hsin Tseng,et al.  A 12-bit 104 MS/s SAR ADC in 28 nm CMOS for Digitally-Assisted Wireless Transmitters , 2016, IEEE Journal of Solid-State Circuits.

[5]  S. Watanabe,et al.  A 1/1.8-inch 6.4MPixel 60 frames/s CMOS Image Sensor with Seamless Mode Change , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[6]  Yun Chiu,et al.  A Non-Interleaved 12-b 330-MS/s Pipelined-SAR ADC With PVT-Stabilized Dynamic Amplifier Achieving Sub-1-dB SNDR Variation , 2017, IEEE Journal of Solid-State Circuits.

[7]  Robert W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .

[8]  Yao Feng,et al.  A 14-bit 4-MS/s VCO-Based SAR ADC With Deep Metastability Facilitated Mismatch Calibration , 2020, IEEE Journal of Solid-State Circuits.

[9]  Behzad Razavi,et al.  Design techniques for high-speed, high-resolution comparators , 1992 .

[10]  Chung-Ming Huang,et al.  A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[11]  Chi-Hang Chan,et al.  60-dB SNDR 100-MS/s SAR ADCs With Threshold Reconfigurable Reference Error Calibration , 2017, IEEE Journal of Solid-State Circuits.

[12]  J. R. Pierce.  Physical Sources of Noise , 1956, Proceedings of the IRE.

[13]  Chulwoo Kim,et al.  Edge-Pursuit Comparator: An Energy-Scalable Oscillator Collapse-Based Comparator With Application in a 74.1 dB SNDR and 20 kS/s 15 b SAR ADC , 2017, IEEE Journal of Solid-State Circuits.

[14]  Anne-Johan Annema,et al.  Range pre-selection sampling technique to reduce input drive energy for SAR ADCs , 2017, 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[15]  Michael P. Flynn,et al.  A 1 mW 71.5 dB SNDR 50 MS/s 13 bit Fully Differential Ring Amplifier Based SAR-Assisted Pipeline ADC , 2015, IEEE Journal of Solid-State Circuits.

[16]  Jan Craninckx,et al.  A 70 dB SNDR 200 MS/s 2.3 mW dynamic pipelined SAR ADC in 28nm digital CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[17]  Anne-Johan Annema,et al.  A 4MS/s 10b SAR ADC with integrated Class-A buffers in 65nm CMOS with near rail-to-rail input using a single 1.2V supply , 2019, 2019 IEEE Custom Integrated Circuits Conference (CICC).

[18]  Zhangming Zhu,et al.  A Two-Step ADC With a Continuous-Time SAR-Based First Stage , 2019, IEEE Journal of Solid-State Circuits.

[19]  T. Arakawa,et al.  A 60 mW 10 b CMOS image sensor with column-to-column FPN reduction , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[20]  Marvin H. White,et al.  Characterization of surface channel CCD image arrays at low light levels , 1974 .

[21]  Boris Murmann,et al.  A 14 b 35 MS/s SAR ADC Achieving 75 dB SNDR and 99 dB SFDR With Loop-Embedded Input Buffer in 40 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.

[22]  Richard T. Witek,et al.  A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[23]  Zhangming Zhu,et al.  A 10-bit 120-MS/s SAR ADC With Reference Ripple Cancellation Technique , 2020, IEEE Journal of Solid-State Circuits.

[24]  Pieter Harpe,et al.  A 7.1-fJ/Conversion-Step 88-dB SFDR SAR ADC With Energy-Free “Swap To Reset” , 2017, IEEE Journal of Solid-State Circuits.

[25]  Haiyang Zhu,et al.  Sampling Circuits That Break the kT/C Thermal Noise Limit , 2013, IEEE Journal of Solid-State Circuits.

[26]  Claudio Nani,et al.  A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[27]  S. Watanabe,et al.  A 1/1.8-inch 6.4 MPixel 60 frames/s CMOS Image Sensor With Seamless Mode Change , 2006, IEEE Journal of Solid-State Circuits.

[28]  Takashi Morie,et al.  A 4.2 mW 50 MS/s 13 bit CMOS SAR ADC With SNR and SFDR Enhancement Techniques , 2015, IEEE Journal of Solid-State Circuits.

[29]  Youngcheol Chae,et al.  A 2MHz BW Buffer-Embedded Noise-Shaping SAR ADC Achieving 73.8dB SNDR and 87.3dB SFDR , 2019, 2019 IEEE Custom Integrated Circuits Conference (CICC).

[30]  A.A. Abidi,et al.  High-frequency noise measurements on FET's with small dimensions , 1986, IEEE Transactions on Electron Devices.

[31]  Arthur H. M. van Roermund,et al.  11.1 An oversampled 12/14b SAR ADC with noise reduction and linearity enhancements achieving up to 79.1dB SNDR , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[32]  Yu-Hsuan Tu,et al.  A 12 bit 100 MS/s SAR-Assisted Digital-Slope ADC , 2016, IEEE Journal of Solid-State Circuits.