Procedural Detailed Compaction for the Symbolic Layout Design of CMOS Leaf Cells