Electrical and morphological assessment of via middle and backside process technology for 3D integration

This study focuses on the prototype of a 3D circuit in 65nm CMOS node, in which digital and analog functions have been partitioned on two different layers, assembled in a face-to-face integration and reported on a BGA. The paper more specifically presents the process technology carried out for the realization of the bottom die. Major process steps are described and evaluated from an electrical performance point of view.

[1]  R. Anciant,et al.  Characterization and modelling of Si-substrate noise induced by RF signal propagating in TSV of 3D-IC stack , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[2]  C. Laviron,et al.  200mm & 300mm Processes & Characterization for Face to Back Flow Chart for Wide I/O , 2012 .

[3]  L. Di Cioccio,et al.  Investigation of stress induced voiding and electromigration phenomena on direct copper bonding interconnects for 3D integration , 2011, 2011 International Electron Devices Meeting.

[4]  L. Di Cioccio,et al.  Enabling technologies for 3D integration: From packaging miniaturization to advanced stacked ICs , 2008, 2008 IEEE International Electron Devices Meeting.

[5]  J. Mazurier,et al.  Advances, challenges and opportunities in 3D CMOS sequential integration , 2011, 2011 International Electron Devices Meeting.

[6]  J. Cluzel,et al.  Investigation on TSV impact on 65nm CMOS devices and circuits , 2010, 2010 International Electron Devices Meeting.

[7]  L. Arnaud,et al.  Resistance increase due to electromigration induced depletion under TSV , 2011, 2011 International Reliability Physics Symposium.

[8]  Pascal Ancey,et al.  3D integration demonstration of a wireless product with design partitioning , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.

[9]  D. Henry,et al.  Integration of a temporary carrier in a TSV process flow , 2009, 2009 59th Electronic Components and Technology Conference.