Chip-Package interaction stress analysis and optimization for a 14nm extreme low-k chip of FCCSP package