Bandwidth Analysis for Reusing Functional Interconnect as Test Access Mechanism

Test data travels through a System-on-Chip (SOC) from the chip pins to the module-under-test and vice versa via a Test Access Mechanism (TAM). Conventionally, a TAM is implemented with dedicated wires. However, also existing functional interconnect, such as a bus or Network-on-Chip (NOC), can be reused as TAM. This will reduce the overall design effort and the silicon area. For a given module, its test set, and maximal bandwidth that the functional interconnect can offer between ATE and module-under-test, our approach designs a test wrapper for the module-under-test such that the test length is minimized. Unfortunately, it is unavoidable that with the test data also unused (idle) bits are transported. This paper presents a TAM bandwidth utilization analysis and techniques for idle bits reduction, to minimize the test length. We classify the idle bits into four types which explain the reason for bandwidth under-utilization and pinpoint design improvement opportunities. Experimental results show an average bandwidth utilization of 80%, while the remaining 20% is consumed by the idle bits.

[1]  Luca Benini,et al.  Networks on chips - technology and tools , 2006, The Morgan Kaufmann series in systems on silicon.

[2]  Erik Jan Marinissen,et al.  SOC test architecture design for efficient utilization of test bandwidth , 2003, TODE.

[3]  Alexandre M. Amory,et al.  Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism , 2007, IET Comput. Digit. Tech..

[4]  Peter Harrod,et al.  Testing reusable IP-a case study , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[5]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[6]  Jacob A. Abraham,et al.  Reuse of addressable system bus for SOC testing , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[7]  Hans G. Kerkhoff,et al.  Integration of the Scan-Test Method into an Architecture Specific Core-Test Approach , 1999, J. Electron. Test..

[8]  Alexandre M. Amory,et al.  Software-Based Test for Non-Programmable Cores in Bus-Based System-on-Chip Architectures , 2003, VLSI-SOC.

[9]  Fawnizu Azmadi Hussin,et al.  Optimization of NoC Wrapper Design under Bandwidth and Test Time Constraints , 2007, 12th IEEE European Test Symposium (ETS'07).

[10]  Kwang-Ting Cheng,et al.  A self-test methodology for IP cores in bus-based programmable SoCs , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[11]  Yervant Zorian,et al.  Wrapper design for embedded core test , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[12]  Erik Jan Marinissen,et al.  A set of benchmarks for modular testing of SOCs , 2002, Proceedings. International Test Conference.

[13]  Yervant Zorian,et al.  Testing Embedded-Core-Based System Chips , 1999, Computer.

[14]  A. Ivanov,et al.  A packet switching communication-based test access mechanism for system chips , 2001, IEEE European Test Workshop, 2001..

[15]  Alexandre M. Amory,et al.  Reducing test time with processor reuse in network-on-chip based systems , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).

[16]  Rabi N. Mahapatra,et al.  Time-Division-Multiplexed Test Delivery for NoC Systems , 2008, IEEE Design & Test of Computers.

[17]  Luigi Carro,et al.  The impact of NoC reuse on the testing of core-based systems , 2003, Proceedings. 21st VLSI Test Symposium, 2003..