暂无分享,去创建一个
[1] Robert K. Brayton,et al. On clustering for minimum delay/ara , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[2] Rajmohan Rajaraman,et al. Optimal Clustering for Delay Minimization , 1993, 30th ACM/IEEE Design Automation Conference.
[3] Jason Cong,et al. An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs , 1992, ICCAD.
[4] Shantanu Dutt,et al. VLSI circuit partitioning by cluster-removal using iterative improvement techniques , 1996, Proceedings of International Conference on Computer Aided Design.
[5] Chung-Kuan Cheng,et al. A replication cut for two-way partitioning , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Eugene L. Lawler,et al. Module Clustering to Minimize Delay in Digital Networks , 1969, IEEE Transactions on Computers.
[7] M. Shih,et al. Circuit partitioning under capacity and I/O constraints , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.
[8] Abbas El Gamal,et al. Min-cut replication in partitioned networks , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..