2.4/5.7-GHz CMOS Dual-Band Low-IF Architecture Using Weaver–Hartley Image-Rejection Techniques

A 2.4/5.7-GHz dual-band Weaver-Hartley architecture, using 0.18-mum CMOS technology, is demonstrated in this paper. The 2.4-GHz signal is set to be the image signal when the desired signal is at 5.7 GHz, and vice versa. Since the Weaver and Hartley systems are combined into this architecture, the demonstrated architecture rejects not only the first image signal, but also the secondary image signal. The image-rejection ratios of the first image signal and the secondary image signal are better than 40 and 46 dB, respectively. In this paper, a diagrammatic explanation is employed to obtain the image-rejection mechanisms of the Weaver-Hartley architecture.

[1]  K. W. Martin,et al.  A 6-GHz integrated phase-locked loop using AlGaAs/GaAs heterojunction bipolar transistors , 1992 .

[2]  M.-C.F. Chang,et al.  A CMOS passive mixer with low flicker noise for low-power direct-conversion receiver , 2005, IEEE Journal of Solid-State Circuits.

[3]  Chung-Yu Wu,et al.  The design of wideband and low-power CMOS active polyphase filter and its application in RF double-quadrature receivers , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Hyun-Kyu Yu,et al.  Subharmonically pumped CMOS frequency conversion (up and down) circuits for 2-GHz WCDMA direct-conversion transceiver , 2004 .

[5]  K.R. Rao,et al.  A single-chip CMOS transceiver for 802.11a/b/g wireless LANs , 2004, IEEE Journal of Solid-State Circuits.

[6]  A. Abidi,et al.  A 900 MHz dual conversion low-IF GSM receiver in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[7]  Qiang Li,et al.  A Fully Integrated MIMO Multiband Direct Conversion CMOS Transceiver for WLAN Applications (802.11n) , 2007, IEEE Journal of Solid-State Circuits.

[8]  Hossein Hashemi,et al.  Concurrent multiband low-noise amplifiers-theory, design, and applications , 2002 .

[9]  Asad A. Abidi.  Direct-conversion radio transceivers for digital communications , 1995 .

[10]  K. W. Martin,et al.  High-speed voltage-controlled oscillator with quadrature outputs , 1991 .

[11]  J. Chiu,et al.  A noise cancellation technique in active RF-CMOS mixers , 2005, IEEE Journal of Solid-State Circuits.

[12]  D.J. Allstot,et al.  An image-rejection down-converter for low-IF receivers , 2005, IEEE Transactions on Microwave Theory and Techniques.

[13]  M.A.I. Elmala,et al.  Calibration of phase and gain mismatches in Weaver image-reject receiver , 2004, IEEE Journal of Solid-State Circuits.

[14]  Jacques C. Rudell,et al.  A 1.9-GHz wide-band IF double conversion CMOS receiver for cordless telephone applications , 1997, IEEE J. Solid State Circuits.

[15]  A. Molnar,et al.  RF local oscillator path for GSM direct conversion transceiver with true 50% duty cycle divide by three and active third harmonic cancellation , 2002, 2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280).

[16]  Trung-Kien Nguyen,et al.  CMOS low-noise amplifier design optimization techniques , 2004, IEEE Transactions on Microwave Theory and Techniques.

[17]  G. Chien,et al.  A 1.9 GHz wide-band IF double conversion CMOS integrated receiver for cordless telephone applications , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[18]  Bumman Kim,et al.  A New RF CMOS Gilbert Mixer With Improved Noise Figure and Linearity , 2008, IEEE Transactions on Microwave Theory and Techniques.

[19]  Chinchun Meng,et al.  5.2/5.7-GHz 48-dB Image Rejection GaInP/GaAs HBT Weaver Down-Converter Using LO Frequency Quadrupler , 2006, IEEE Journal of Solid-State Circuits.

[20]  Asad A. Abidi,et al.  CMOS mixers and polyphase filters for large image rejection , 2001, IEEE J. Solid State Circuits.

[21]  A.A. Abidi,et al.  Noise in RF-CMOS mixers: a simple physical model , 2000, IEEE Journal of Solid-State Circuits.

[22]  Chinchun Meng,et al.  True 50% Duty-Cycle SSH and SHH SiGe BiCMOS Divide-by-3 Prescalers , 2006, IEICE Trans. Electron..

[23]  B. Gilbert,et al.  The MICROMIXER: a highly linear variant of the Gilbert mixer using a bisymmetric Class-AB input stage , 1997, IEEE J. Solid State Circuits.

[24]  A.A. Abidi,et al.  A 2.4-GHz low-IF receiver for wideband WLAN in 6-/spl mu/m CMOS-architecture and front-end , 2000, IEEE Journal of Solid-State Circuits.

[25]  Asad A. Abidi,et al.  A 900 MHz dual conversion low-IF GSM receiver in 0.35 μm CMOS , 2001 .

[26]  M. Zargari,et al.  A single-chip dual-band tri-mode CMOS transceiver for IEEE 802.11a/b/g wireless LAN , 2004, IEEE Journal of Solid-State Circuits.

[27]  B. Razavi,et al.  A 900 MHz/1.8 GHz CMOS receiver for dual band applications , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[28]  Donald K. Weaver,et al.  A Third Method of Generation and Detection of Single-Sideband Signals , 1956, Proceedings of the IRE.

[29]  L. Larson,et al.  A wide-bandwidth Si/SiGe HBT direct conversion sub-harmonic mixer/downconverter , 2000, IEEE Journal of Solid-State Circuits.

[30]  A. Molnar,et al.  A single-chip quad-band (850/900/1800/1900 MHz) direct-conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-N synthesizer , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[31]  Michiel Steyaert,et al.  A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology , 1995, IEEE J. Solid State Circuits.