Dynamically reconfigurable DCT architectures based on bitrate, power, and image quality considerations
暂无分享,去创建一个
[1] Alan C. Bovik,et al. A Statistical Evaluation of Recent Full Reference Image Quality Assessment Algorithms , 2006, IEEE Transactions on Image Processing.
[2] Eero P. Simoncelli,et al. Image quality assessment: from error visibility to structural similarity , 2004, IEEE Transactions on Image Processing.
[3] Jiun-In Guo,et al. An efficient 2-D DCT/IDCT core design using cyclic convolution and adder-based realization , 2004, IEEE Transactions on Circuits and Systems for Video Technology.
[4] Jooheung Lee,et al. A Self-Reconfigurable Platform for Scalable DCT Computation Using Compressed Partial Bitstreams and BlockRAM Prefetching , 2009, 2009 IEEE Computer Society Annual Symposium on VLSI.
[5] Marios S. Pattichis,et al. A High-Speed Dynamic Partial Reconfiguration Controller Using Direct Memory Access Through a Multiport Memory Controller and Overclocking with Active Feedback , 2011, Int. J. Reconfigurable Comput..
[6] Jooheung Lee,et al. Reconfigurable Architecture for ZQDCT Using Computational Complexity Prediction and Bitstream Relocation , 2011, IEEE Embedded Systems Letters.
[7] Kaushik Roy,et al. Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8] Wen-Hsiung Chen,et al. A Fast Computational Algorithm for the Discrete Cosine Transform , 1977, IEEE Trans. Commun..