On Enhancing Fault Injection's Capabilities and Performances for Safety Critical Systems

The increasing need for high-performance dependable systems with and the ongoing strong cost pressure leads to the adoption of commercial off-the-shelf devices, even for safety critical applications. Ad hoc techniques must be studied and implemented to develop robust systems and to validate the design against all safety requirements. Nonetheless, white-box fault injection relies on the deep knowledge of the system hardware architecture and it is seldom available to the designer. Furthermore it would require enormous simulation time to be carried out. This work presents an enhanced architecture for fast fault injection to be used for design-time coverage evaluation and runtime testing. A test case will be presented on Xilinx Zynq system on programmable chip, suitable for design-time diagnostic coverage evaluation and online testing for safety-critical systems resorting to the proposed fault injection methodology.

[1]  Alfredo Benso,et al.  FAUST: fault-injection script-based tool , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..

[2]  P. Reviriego,et al.  Performance analysis and improvements for a simulation-based fault injection platform , 2008, 2008 IEEE International Symposium on Industrial Electronics.

[3]  B. L. Bhuva,et al.  Technology Scaling Comparison of Flip-Flop Heavy-Ion Single-Event Upset Cross Sections , 2013, IEEE Transactions on Nuclear Science.

[4]  Gabriel L. Nazar,et al.  Radiation and Fault Injection Testing of a Fine-Grained Error Detection Technique for FPGAs , 2013, IEEE Transactions on Nuclear Science.

[5]  Alfredo Benso,et al.  Fault Injection Techniques and Tools for Embedded Systems , 2003 .

[6]  L. Sterpone,et al.  Hybrid Fault Detection Technique: A Case Study on Virtex-II Pro's PowerPC 405 , 2006, IEEE Transactions on Nuclear Science.

[7]  Alfredo Benso,et al.  A fault injection environment for microprocessor-based boards , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[8]  M.J. Gadlage,et al.  Digital Device Error Rate Trends in Advanced CMOS Technologies , 2006, IEEE Transactions on Nuclear Science.

[9]  Jean Arlat,et al.  Fault Injection for Dependability Validation: A Methodology and Some Applications , 1990, IEEE Trans. Software Eng..

[10]  Mario García-Valderas,et al.  Fault Injection in Modern Microprocessors Using On-Chip Debugging Infrastructures , 2011, IEEE Transactions on Dependable and Secure Computing.

[11]  Christian Steger,et al.  Automatic saboteur placement for emulation-based multi-bit fault injection , 2011, 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC).

[12]  A. S. Oates,et al.  The scaling of electromigration lifetimes , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[13]  Raoul Velazco,et al.  A Survey on Fault Injection Techniques , 2004, Int. Arab J. Inf. Technol..

[14]  Shi-Yu Huang,et al.  Fault emulation: A new methodology for fault grading , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Jun Xu,et al.  The Research of Memory Fault Simulation and Fault Injection Method for BIT Software Test , 2012, 2012 Second International Conference on Instrumentation, Measurement, Computer, Communication and Control.

[16]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[17]  Massimo Violante,et al.  An FPGA-Based Approach for Speeding-Up Fault Injection Campaigns on Safety-Critical Circuits , 2002, J. Electron. Test..

[18]  T.K. Koelling.  User-Customizable ARM-Based SoCs for Next-Generation Embedded Systems Intel ® , 2010 .

[19]  M. Azkarate-askasua,et al.  Dependability assessment of the time-triggered SoC prototype using FPGA fault injection , 2011, IECON 2011 - 37th Annual Conference of the IEEE Industrial Electronics Society.

[20]  Felix Salfner,et al.  Software-Implemented Fault Injection at Firmware Level , 2010, 2010 Third International Conference on Dependability.

[21]  Pedro J. Gil,et al.  Study, comparison and application of different VHDL-based fault injection techniques for the experimental validation of a fault-tolerant system , 2003, Microelectron. J..

[22]  Massimo Violante,et al.  Fault Injection-based Reliability Evaluation of SoPCs , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[23]  Régis Leveugle,et al.  A Flexible SoPC-based Fault Injection Environment , 2006, 2006 IEEE Design and Diagnostics of Electronic Circuits and systems.

[24]  Brendan Tran Morris,et al.  Fast FPGA-based fault injection tool for embedded processors , 2013, International Symposium on Quality Electronic Design (ISQED).

[25]  Ronald D. Williams,et al.  Design of a high performance FPGA based fault injector for real-time safety-critical systems , 2011, ASAP 2011 - 22nd IEEE International Conference on Application-specific Systems, Architectures and Processors.

[26]  Chen-Huan Chiang,et al.  A novel fault injection method for system verification based on FPGA boundary scan architecture , 2002, Proceedings. International Test Conference.

[27]  Mahmood Ahmadi,et al.  VHDLSFI: A simulation-based multi-bit fault injection for dependability analysis , 2013, ICCKE 2013.