Injection Locked Charge-Pump PLL with a Replica of the Ring Oscillator

[1]  Jri Lee,et al.  Study of Subharmonically Injection-Locked PLLs , 2009, IEEE Journal of Solid-State Circuits.

[2]  B. Razavi.  A study of injection locking and pulling in oscillators , 2004, IEEE Journal of Solid-State Circuits.

[3]  Jae-Yoon Sim,et al.  A 0.1-fref BW 1GHz fractional-N PLL with FIR-embedded phase-interpolator-based noise filtering , 2011, 2011 IEEE International Solid-State Circuits Conference.

[4]  Takafumi Yamaji,et al.  A 570fsrms integrated-jitter ring-VCO-based 1.21GHz PLL with hybrid loop , 2011, 2011 IEEE International Solid-State Circuits Conference.

[5]  B.M. Helal,et al.  A low noise programmable clock multiplier based on a pulse injection-locked oscillator with a highly-digital tuning loop , 2009, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[6]  Che-Fu Liang,et al.  An injection-locked ring PLL with self-aligned injection window , 2011, 2011 IEEE International Solid-State Circuits Conference.

[7]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[8]  SeongHwan Cho,et al.  An all-digital clock generator using a fractionally injection-locked oscillator in 65nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[9]  Eric A. M. Klumperink,et al.  A 2.2GHz 7.6mW sub-sampling PLL with −126dBc/Hz in-band phase noise and 0.15psrms jitter in 0.18µm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[10]  Shuhei Amakawa,et al.  A low-phase-noise injection-locked differential ring-VCO with half-integral subharmonic locking in 0.18 µm CMOS , 2009, 2009 Proceedings of ESSCIRC.

[11]  Sheng Ye,et al.  A multiple-crystal interface PLL with VCO realignment to reduce phase noise , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[12]  Shen-Iuan Liu,et al.  A 2.4GHz sub-harmonically injection-locked PLL with self-calibrated injection timing , 2012, 2012 IEEE International Solid-State Circuits Conference.

[13]  Kenichi Okada,et al.  A 0.022mm2 970µW dual-loop injection-locked PLL with −243dB FOM using synthesizable all-digital PVT calibration circuits , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.