Fast Transient Fully Standard-Cell-Based All Digital Low-Dropout Regulator With 99.97% Current Efficiency
暂无分享,去创建一个
[1] Ke-Horng Chen,et al. A Switchable Digital–Analog Low-Dropout Regulator for Analog Dynamic Voltage Scaling Technique , 2014, IEEE Journal of Solid-State Circuits.
[2] James Tschanz,et al. A 32 nm Embedded, Fully-Digital, Phase-Locked Low Dropout Regulator for Fine Grained Power Management in Digital Circuits , 2014, IEEE Journal of Solid-State Circuits.
[3] K. Entesari,et al. High PSR Low Drop-Out Regulator With Feed-Forward Ripple Cancellation Technique , 2010, IEEE Journal of Solid-State Circuits.
[4] Boris Murmann,et al. An Analysis of Latch Comparator Offset Due to Load Capacitor Mismatch , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.
[5] Behzad Razavi,et al. Design techniques for high-speed, high-resolution comparators , 1992 .
[6] Chien-Hung Tsai,et al. A Low-Dropout Regulator With Tail Current Control for DPWM Clock Correction , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.
[7] Tsz Yin Man,et al. A High Slew-Rate Push–Pull Output Amplifier for Low-Quiescent Current Low-Dropout Regulators With Transient-Response Improvement , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[8] Rui Paulo Martins,et al. A Fully Integrated Digital LDO With Coarse–Fine-Tuning and Burst-Mode Operation , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.
[9] Jianping Guo,et al. A 25mA CMOS LDO with −85dB PSRR at 2.5MHz , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).
[10] Rui Paulo Martins,et al. 20.4 An output-capacitor-free analog-assisted digital low-dropout regulator with tri-loop control , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).
[11] Arijit Raychowdhury,et al. All-Digital Low-Dropout Regulator With Adaptive Control and Reduced Dynamic Stability for Digital Load Circuits , 2016, IEEE Transactions on Power Electronics.
[12] Ke-Horng Chen,et al. A DVS embedded power management for high efficiency integrated SOC in UWB system , 2009 .
[13] Kyusun Choi,et al. “The CMOS Inverter” as a Comparator in ADC Designs , 2004 .
[14] Tak-Jun Oh,et al. A 110-nm CMOS 0.7-V Input Transient-Enhanced Digital Low-Dropout Regulator With 99.98% Current Efficiency at 80-mA Load , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[15] Wei Hwang,et al. All Digital Linear Voltage Regulator for Super- to Near-Threshold Operation , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[16] Ke-Horng Chen,et al. A Low Quiescent Current Asynchronous Digital-LDO With PLL-Modulated Fast-DVS Power Management in 40 nm SoC for MIPS Performance Improvement , 2013, IEEE Journal of Solid-State Circuits.
[17] Le-Ren Chang-Chien,et al. Digitally Controlled Low-Dropout Regulator with Fast-Transient and Autotuning Algorithms , 2013, IEEE Transactions on Power Electronics.
[18] Patrick P. Mercier,et al. 20.3 A 100nA-to-2mA successive-approximation digital LDO with PD compensation and sub-LSB duty control achieving a 15.1ns response time at 0.5V , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).
[19] Kazunori Watanabe,et al. 0.5-V input digital LDO with 98.7% current efficiency and 2.7-µA quiescent current in 65nm CMOS , 2010, IEEE Custom Integrated Circuits Conference 2010.
[20] Philip K. T. Mok,et al. Fast-transient asynchronous digital LDO with load regulation enhancement by soft multi-step switching and adaptive timing techniques in 65-nm CMOS , 2015, 2015 IEEE Custom Integrated Circuits Conference (CICC).
[21] Junxi Wang,et al. Digital Assistant Power Integrated Technologies for PMU in Scaling CMOS Process , 2014, IEEE Transactions on Power Electronics.
[22] Ke-Horng Chen,et al. Low-Dropout Regulators With Adaptive Reference Control and Dynamic Push–Pull Techniques for Enhancing Transient Performance , 2009, IEEE Transactions on Power Electronics.
[23] Degang Chen,et al. Analyses of Static and Dynamic Random Offset Voltages in Dynamic Comparators , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[24] Ke-Horng Chen,et al. A 50nA quiescent current asynchronous digital-LDO with PLL-modulated fast-DVS power management in 40nm CMOS for 5.6 times MIPS performance , 2012, 2012 Symposium on VLSI Circuits (VLSIC).
[25] Jaume Segura,et al. A variable threshold voltage inverter for CMOS programmable logic circuits , 1998 .
[26] Yong Lian,et al. A 0.45-to-1.2-V Fully Digital Low-Dropout Voltage Regulator With Fast-Transient Controller for Near/Subthreshold Circuits , 2016, IEEE Transactions on Power Electronics.