An 8Gbps discrete time linear equalizer in 40nm CMOS technology

This paper introduces a new circuit technique for a discrete-time linear equalizer that can be used with current-integrating decision feedback equalizers. The DTLE samples and amplifies the input data in a clock phase then holds the output data in the other clock phase. The latter is the integrating phase of a current-integrating DFE. The DTLE is designed for a half-rate 8-Gbps serial-link receiver equalizer in 40-nm CMOS technology and draws 190-uW from a 1.1-V supply. The technique uses clocked current sources improving the power consumption.

[1]  Timothy O. Dickson,et al.  A 20-Gb/s, 0.66-pJ/bit serial receiver with 2-stage continuous-time linear equalizer and 1-tap decision feedback equalizer in 45nm SOI CMOS , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[2]  Taner Sumesaglam.  An 11-Gb/s Receiver With a Dynamic Linear Equalizer in a 22-nm CMOS , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Jae-Yoon Sim,et al.  An 8GB/s quad-skew-cancelling parallel transceiver in 90nm CMOS for high-speed DRAM interface , 2012, 2012 IEEE International Solid-State Circuits Conference.

[4]  Mohamed Dessouky,et al.  A 8 Gbps 0.67mW 1 tap current integrating DFE in 40nm CMOS , 2014, 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS).

[5]  W. Walker,et al.  A 32Gb/s wireline receiver with a low-frequency equalizer, CTLE and 2-tap DFE in 28nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[6]  S.. Gondi,et al.  Equalization and Clock and Data Recovery Techniques for 10-Gb/s CMOS Serial-Link Receivers , 2007, IEEE Journal of Solid-State Circuits.

[7]  Daniel J. Friedman,et al.  A 12-Gb/s 11-mW Half-Rate Sampled 5-Tap Decision Feedback Equalizer With Current-Integrating Summers in 45-nm SOI CMOS Technology , 2009, IEEE J. Solid State Circuits.

[8]  Thomas Toifl,et al.  A 28Gb/s 4-tap FFE/15-tap DFE serial link transceiver in 32nm SOI CMOS technology , 2012, 2012 IEEE International Solid-State Circuits Conference.

[9]  Elad Alon,et al.  Power analysis and optimization for high-speed I/O transceivers , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[10]  John Bulzacchelli,et al.  A 7Gb/s 9.3mW 2-Tap Current-Integrating DFE Receiver , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[11]  Christian Menolfi,et al.  A 2.6 mW/Gbps 12.5 Gbps RX With 8-Tap Switched-Capacitor DFE in 32 nm CMOS , 2012, IEEE Journal of Solid-State Circuits.