Highly Functional Memory Architecture for Large-Scale Data Applications

Response time in database systems is not getting small as a processor speed is accelerating because of a growing gap between speed of the processor and that of a memory, and increase in data size. A conventional memory controller and caches in a processor cannot provide enough bandwidth of data transfer between a processor and memory. For fast processing with large data, it is effective to equip a memory controller with mechanisms for transferring large data and a processor with a buffer for receiving the data. In this paper, to accelerate query processing we propose the fast and large scale data transfer methods that take advantage of the data structure in main memory database systems and the characteristics of DRAM, and evaluate them in simulations on several queries. The simulation shows that the query processing with the proposed mechanisms exhibits about 10 times faster execution than a conventional method

[1]  David J. DeWitt,et al.  The Wisconsin Benchmark: Past, Present, and Future , 1991, The Benchmark Handbook.

[2]  Ravi Krishnamurthy,et al.  Query optimization in a memory-resident domain relational calculus database system , 1990, TODS.

[3]  Norman P. Jouppi,et al.  How useful are non-blocking loads, stream buffers and speculative execution in multiple issue processors? , 1995, Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture.

[4]  Norman P. Jouppi,et al.  Improving direct-mapped cache performance by the addition of a small fully-associative cache and pre , 1990, ISCA 1990.

[5]  Erik Brunvand,et al.  Impulse: building a smarter memory controller , 1999, Proceedings Fifth International Symposium on High-Performance Computer Architecture.

[6]  Patrick Valduriez,et al.  Efficient Main Memory Data Management Using the DBGraph Storage Model , 1990, VLDB.

[7]  John L. Hennessy,et al.  The Future of Systems Research , 1999, Computer.

[8]  Norman P. Jouppi,et al.  Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.

[9]  David L Weaver,et al.  The SPARC architecture manual : version 9 , 1994 .

[10]  Sally A. McKee,et al.  Design and evaluation of dynamic access ordering hardware , 1996, ICS '96.

[11]  Hector Garcia-Molina,et al.  Main Memory Database Systems: An Overview , 1992, IEEE Trans. Knowl. Data Eng..

[12]  Norman P. Jouppi,et al.  Reconfigurable caches and their application to media processing , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[13]  Kiyofumi Tanaka.  Fast context switching by hierarchical task allocation and reconfigurable cache , 2003, Innovative Architecture for Future Generation High-Performance Processors and Systems, 2003.

[14]  Norman P. Jouppi,et al.  Performance of image and video processing with general-purpose processors and media ISA extensions , 1999, ISCA.

[15]  Alexander V. Veidenbaum,et al.  Innovative Architecture for Future Generation High-Performance Processors and Systems , 2003, Innovative Architecture for Future Generation High-Performance Processors and Systems, 2003.