A 12b 1.6GS/s 40mW DAC in 40nm CMOS with >70dB SFDR over entire Nyquist bandwidth

Current-steering DACs are generally used in high-speed signal generation. The critical challenges for DACs are to realize the highest-possible spurious-free dynamic range (SFDR) and inter-modulation distortion (IMD) at the widest possible signal bandwidth. However, the above performances are degraded by many nonlinear causes, e.g., parasitic capacitor-induced finite output impedance [1], current-source (CS) mismatch, and input-code dependent switching transients [2]. While CS mismatch and input-code dependent switching transients result in distortion tones, the parasitic capacitor-induced finite output impedance further limits the high-linearity bandwidth and causes the SFDR to drop at high signal frequencies. In addition, low power consumption and small area are important factors for low-power applications and reduced implementation cost, respectively.

[1]  Gil Engel,et al.  A 14b 3/6GHz current-steering RF DAC in 0.18μm CMOS with 66dB ACLR at 2.9GHz , 2012, 2012 IEEE International Solid-State Circuits Conference.

[2]  Tai-Haur Kuo,et al.  A Compact Dynamic-Performance-Improved Current-Steering DAC With Random Rotation-Based Binary-Weighted Selection , 2012, IEEE Journal of Solid-State Circuits.

[3]  Xiaodong Liu,et al.  A 12b 2.9GS/s DAC with IM3 ≪−60dBc beyond 1GHz in 65nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Jieh-Tsorng Wu,et al.  A 12b 1.25GS/s DAC in 90nm CMOS with >70dB SFDR up to 500MHz , 2011, 2011 IEEE International Solid-State Circuits Conference.

[5]  Jieh-Tsorng Wu,et al.  A 12-Bit 1.25-GS/s DAC in 90 nm CMOS With $ > $70 dB SFDR up to 500 MHz , 2011, IEEE Journal of Solid-State Circuits.