论文信息 - Physical Understanding of SANOS Disturbs and VARIOT Engineered Barrier as a Solution

Physical Understanding of SANOS Disturbs and VARIOT Engineered Barrier as a Solution

Both read and program disturb sensitivity are identified to be major drawbacks for nitride-based NAND Flash arrays. The crucial aspects to understand the disturbs are the injection of electrons at low fields through the bottom oxide, and the tunneling through the top oxide during programming. These results are exploited to identify possible improvements of the device. A VARIOT engineered barrier is proposed to replace the bottom oxide layer in order to significantly reduce the disturb problem.

[1] M. Rosmeulen,et al. VARIOT: a novel multilayer tunnel barrier concept for low-voltage nonvolatile memory devices , 2003, IEEE Electron Device Letters.

[2] J. Bu,et al. On the go with SONOS , 2000 .

[3] U-In Chung,et al. Novel Charge Trap Devices with NCBO Trap Layers for NVM or Image Sensor , 2006, 2006 International Electron Devices Meeting.

[4] Kinam Kim,et al. A novel SONOS structure of SiO/sub 2//SiN/Al/sub 2/O/sub 3/ with TaN metal gate for multi-giga bit flash memories , 2003, IEEE International Electron Devices Meeting 2003.