Design error diagnosis and correction via test vector simulation

With the increase in the complexity of digital VLSI circuit design, logic design errors can occur during synthesis. In this paper, we present a test vector simulation-based approach for multiple design error diagnosis and correction. Diagnosis is performed through an implicit enumeration of the erroneous lines in an effort to avoid the exponential explosion of the error space as the number of errors increases. Resynthesis during correction is as little as possible so that most of the engineering effort invested in the design is preserved. Since both steps are based on test vector simulation, the proposed approach is applicable to circuits with no global binary decision diagram representation. Experiments on ISCAS'85 benchmark circuits exhibit the robustness and error resolution of the proposed methodology. Experiments also indicate that test vector simulation is indeed an attractive technique for multiple design error diagnosis and correction in digital VLSI circuits.

[1]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[2]  Shi-Yu Huang,et al.  Error correction based on verification techniques , 1996, DAC '96.

[3]  Kwang-Ting Cheng,et al.  Incremental logic rectification , 1997 .

[4]  Irith Pomeranz,et al.  On diagnosis and correction of design errors , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[5]  Shi-Yu Huang,et al.  Incremental logic rectification , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[6]  Kotaro Hirano,et al.  Rectification of Multiple Logic Design Errors in Multiple Output Circuits , 1994, 31st Design Automation Conference.

[7]  Magdy S. Abadir,et al.  Logic design verification via test generation , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Ibrahim N. Hajj,et al.  Logic design error diagnosis and correction , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Masahiro Fujita,et al.  Application of Boolean unification to combinational logic synthesis , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[10]  Irith Pomeranz,et al.  On diagnosis and correction of design errors , 1993, ICCAD.

[11]  Dominique Borrione,et al.  A method for automatic design error location and correction in combinational logic circuits , 1996, J. Electron. Test..

[12]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[13]  H. Al-Asaad,et al.  Design verification via simulation and automatic test pattern generation , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[14]  W. Kent Fuchs,et al.  A deductive technique for diagnosis of bridging faults , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[15]  Ibrahim N. Hajj,et al.  Diagnosis and correction of multiple logic design errors in digital circuits , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Ibrahim N. Hajj,et al.  Correcting multiple design errors in digital VLSI circuits , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[17]  Daniel Brand,et al.  Incremental synthesis , 1994, ICCAD '94.

[18]  Masahiro Tomita,et al.  An algorithm for locating logic design errors , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[19]  Shi-Yu Huang,et al.  Fault-simulation based design error diagnosis for sequential circuits , 1998, DAC.

[20]  Richard Rudell.  Dynamic variable ordering for ordered binary decision diagrams , 1993, ICCAD.

[21]  Liaw Heh-Tyan,et al.  Efficient automatic diagnosis of digital circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[22]  W. Kent Fuchs,et al.  Dynamic diagnosis of sequential circuits based on stuck-at faults , 1996, Proceedings of 14th VLSI Test Symposium.

[23]  Robert K. Brayton,et al.  Incremental synthesis for engineering changes , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[24]  Premachandran R. Menon,et al.  Critical Path Tracing - An Alternative to Fault Simulation , 1983, 20th Design Automation Conference Proceedings.

[25]  Dominique Borrione,et al.  Design error diagnosis in sequential circuits , 1995, CHARME.

[26]  Hiroshi Takahashi,et al.  Multiple fault diagnosis in sequential circuits using sensitizing sequence pairs , 1996, Proceedings of Annual Symposium on Fault Tolerant Computing.

[27]  Randal E. Bryant,et al.  On the Complexity of VLSI Implementations and Graph Representations of Boolean Functions with Application to Integer Multiplication , 1991, IEEE Trans. Computers.

[28]  Ibrahim N. Hajj,et al.  A fast algorithm for locating and correcting simple design errors in VLSI digital circuits , 1997, Proceedings Great Lakes Symposium on VLSI.

[29]  Shih-Chieh Chang,et al.  Logic Synthesis for Engineering Change , 1999, 32nd Design Automation Conference.

[30]  K. A. Tamura,et al.  Locating Functional Errors in Logic Circuits , 1989, 26th ACM/IEEE Design Automation Conference.

[31]  Irith Pomeranz,et al.  A method for diagnosing implementation errors in synchronous sequential circuits and its implications on synthesis , 1993, Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference.

[32]  D. I. Cheng,et al.  Error Diagnosis for Transistor-Level Verification , 1994, 31st Design Automation Conference.

[33]  John P. Hayes,et al.  Design verification via simulation and automatic test pattern generation , 1995, ICCAD.

[34]  E. J. Aas,et al.  Quantifying design quality: a model and design experiments , 1992, Proceedings Euro ASIC '92.

[35]  Irith Pomeranz,et al.  On correction of multiple design errors , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[36]  D. I. Cheng,et al.  ErrorTracer: a fault simulation-based approach to design error diagnosis , 1997, Proceedings International Test Conference 1997.

[37]  Ibrahim N. Hajj,et al.  Multiple design error diagnosis and correction in digital VLSI circuits , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).