A 0.0055mm2 480µW Fully Synthesizable PLL Using Stochastic TDC in 28nm FDSOI

[1]  Kenichi Okada,et al.  An automatic place-and-routed two-stage fractional-N injection-locked PLL using soft injection , 2016, 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC).

[2]  Akira Matsuzawa,et al.  A fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOI , 2015, IEICE Electron. Express.

[3]  Shen-Iuan Liu,et al.  A digital bang-bang phase-locked loop with automatic loop gain control and loop latency reduction , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[4]  Taeik Kim,et al.  15.5 A 0.6V 1.17ps PVT-tolerant and synthesizable time-to-digital converter using stochastic phase interpolation with 16× spatial redundancy in 14nm FinFET technology , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[5]  Kenichi Okada,et al.  14.1 A 0.048mm2 3mW synthesizable fractional-N PLL with a soft injection-locking technique , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[6]  Kenichi Okada,et al.  An HDL-synthesized gated-edge-injection PLL with a current output DAC , 2015, The 20th Asia and South Pacific Design Automation Conference.

[7]  Kenichi Okada,et al.  A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique , 2015, IEEE Journal of Solid-State Circuits.

[8]  Kenichi Okada,et al.  15.1 A 0.0066mm2 780μW fully synthesizable PLL with a current-output DAC and an interpolative phase-coupled oscillator using edge-injection technique , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[9]  Kenichi Okada,et al.  A Compact, Low-Power and Low-Jitter Dual-Loop Injection Locked PLL Using All-Digital PVT Calibration , 2014, IEEE Journal of Solid-State Circuits.

[10]  David D. Wentzloff,et al.  An automatically placed-and-routed ADPLL for the medradio band using PWM to enhance DCO resolution , 2013, 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[11]  Taeik Kim,et al.  A 0.032mm2 3.1mW synthesized pixel clock generator with 30psrms integrated jitter and 10-to-630MHz DCO tuning range , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[12]  Kenichi Okada,et al.  A 0.022mm2 970µW dual-loop injection-locked PLL with −243dB FOM using synthesizable all-digital PVT calibration circuits , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[13]  A. C. Carusone,et al.  A digital phase-locked loop with calibrated coarse and stochastic fine TDC , 2013, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[14]  Youngmin Park,et al.  An all-digital PLL synthesized from a digital standard cell library in 65nm CMOS , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[15]  Un-Ku Moon,et al.  Digitally synthesized stochastic flash ADC using only standard digital cells , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[16]  Nenad Pavlovic,et al.  A 5.3GHz digital-to-time-converter-based fractional-N all-digital PLL , 2011, 2011 IEEE International Solid-State Circuits Conference.

[17]  Robert B. Staszewski,et al.  Spur-free all-digital PLL in 65nm for mobile phones , 2011, 2011 IEEE International Solid-State Circuits Conference.

[18]  Enrico Temporiti,et al.  A 3.5 GHz Wideband ADPLL With Fractional Spur Suppression Through TDC Dithering and Feedforward Compensation , 2010, IEEE Journal of Solid-State Circuits.

[19]  Chih-Kong Ken Yang,et al.  A nonlinear phase detector for digital phase locked loops , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[20]  Hyung Kyu Lim.  The 2nd Wave of the Digital Consumer Revolution: Challenges and Opportunities! , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[21]  Salvatore Levantino,et al.  Quantization Effects in All-Digital Phase-Locked Loops , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[22]  Pavan Kumar Hanumolu,et al.  A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[23]  Pavan Kumar Hanumolu,et al.  A Digital PLL With a Stochastic Time-to-Digital Converter , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.