Effective peaking filter and its implementation on a programmable architecture
暂无分享,去创建一个
[1] Andy D. Pimentel,et al. TriMedia CPU64 architecture , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).
[2] Robert J. Schutten,et al. High speed video de-interlacing with a programmable TriMedia VLIW core , 1997 .
[3] Egbert G. T. Jaspers,et al. A generic 2D sharpness enhancement algorithm for luminance signals , 1997 .
[4] G. D. La Hei,et al. TriMedia CPU64 design space exploration , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).