Quaternary Logic Lookup Table in Standard CMOS

Interconnections are increasingly the dominant contributor to delay, area and energy consumption in CMOS digital circuits. Multiple-valued logic can decrease the average power required for level transitions and reduces the number of required interconnections, hence also reducing the impact of interconnections on overall energy consumption. In this paper, we propose a quaternary lookup table (LUT) structure, designed to replace or complement binary LUTs in field programmable gate arrays. The circuit is compatible with standard CMOS processes, with a single voltage supply and employing only simple voltagemode structures. A clock boosting technique is used to optimize the switches resistance and power consumption. The proposed implementation overcomes several limitations found in previous quaternary implementations published so far, such as the need for special features in the CMOS process or power-hungry current-mode cells. We present a full adder prototype based on the designed LUT, fabricated in a standard 130-nm CMOS technology, able to work at 100 MHz while consuming 122 μW. The experimental results demonstrate the correct quaternary operation and confirm the power efficiency of the proposed design.

[1]  Jan M. Rabaey,et al.  Low Power Design Essentials , 2009, Series on Integrated Circuits and Systems.

[2]  Li Shang,et al.  Dynamic power consumption in Virtex™-II FPGA family , 2002, FPGA '02.

[3]  Resit Sendag,et al.  Multiple-valued logic buses for reducing bus energy in low-power systems , 2006 .

[4]  Luigi Carro,et al.  CMOS voltage-mode quaternary look-up tables for multi-valued FPGAs , 2009, Microelectron. J..

[5]  Farid N. Najm,et al.  Power estimation techniques for FPGAs , 2004 .

[6]  Saeid Nooshabadi,et al.  A 5 MSps 13.25µW 8-bit SAR ADC with single-ended or differential input , 2012, Microelectron. J..

[7]  Zeljko Zilic,et al.  Multiple-valued logic in FPGAs , 1993, Proceedings of 36th Midwest Symposium on Circuits and Systems.

[8]  Jeong Beom Kim.  An area efficient multiplier using current-mode quaternary logic technique , 2010, 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology.

[9]  Luigi Carro,et al.  Quaternary Look-Up Tables Using Voltage-Mode CMOS Logic Design , 2007, 37th International Symposium on Multiple-Valued Logic (ISMVL'07).

[10]  K. W. Current.  Current-mode CMOS multiple-valued logic circuits , 1994 .

[11]  W. Current,et al.  Current-mode CMOS quaternary multiplier circuit , 1995 .

[12]  K. Wayne Current,et al.  Quaternary multiplier circuit , 1994, Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94).

[13]  Paulo F. Flores,et al.  An Efficient Low Power Multiple-Value Look-Up Table Targeting Quaternary FPGAs , 2010, PATMOS.

[14]  Paulo F. Flores,et al.  Design and characterization of a QLUT in a standard CMOS process , 2012, 2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012).

[15]  John P. Uyemura,et al.  Circuit design for CMOS VLSI , 1992 .