Standby power management for a 0.18/spl mu/m microprocessor
暂无分享,去创建一个
Lawrence T. Clark | Franco Ricci | Shay P. Demmons | Neil F. Deutscher | L. Clark | S. Demmons | F. Ricci | N. Deutscher
[1] H. Mizuno,et al. A 18 /spl mu/A-standby-current 1.8 V 200 MHz microprocessor with self substrate-biased data-retention mode , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[2] Shin'ichiro Mutoh,et al. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.
[3] S. Wolf,et al. Silicon Processing for the VLSI Era , 1986 .
[4] Young,et al. Dual Threshold Voltages And Substrate Bias: Keys To High Performance, Low Power, 0.1 /spl mu/m Logic Designs , 1997, 1997 Symposium on VLSI Technology.