论文信息 - High Speed Vedic Multiplier in FIR Filter on FPGA

High Speed Vedic Multiplier in FIR Filter on FPGA

Digital signal processors (DSPs) are very important in various engineering disciplines. Fast multiplication is very important in DSPs for convolution, Fourier transforms etc .In this paper a fast method for multiplication based on ancient Indian Vedic mathematics is used in FIR filter design .The proposed Vedic multiplier is based on Vedic multiplication sutras. Vedic multiplication based on Urdhva tiryakbhyam sutra. This algorithm is applied to digital arithmetic and multiplier architecture is formulated. The coding is done in VHDL (very high speed integrated circuits hardware description language) and synthesis is done using Xilinx ISE series. This Vedic multiplier can bring about great improvement in DSP performance.

Pooja S.Puri | U. A. Patil

[1] Zhu Hao. Design of 16 order FIR filter based on FPGA , 2005 .

[2] Lizy K. John,et al. Digital Systems Design Using VHDL , 1998 .

[3] S. Moon. Elliptic curve scalar point multiplication using radix-4 Booth's algorithm [cryptosystems] , 2004, IEEE International Symposium on Communications and Information Technology, 2004. ISCIT 2004..

[4] Chein-Wei Jen,et al. New distributed arithmetic algorithm and its application to IDCT , 1999 .

[5] Hamid R. Arabnia,et al. Design And Analysis of A VLSI Based High Performance Low Power Parallel Square Architecture , 2005, AMCS.

[6] Harish M. Kittur,et al. Implementation of Vedic Multiplier for Digital Signal Processing , 2011 .

[7] S. Akhter. VHDL implementation of fast NxN multiplier based on vedic mathematic , 2007, 2007 18th European Conference on Circuit Theory and Design.