A 3.5GHz wideband ADPLL with fractional spur suppression through TDC dithering and feedforward compensation
暂无分享,去创建一个
[1] Enrico Temporiti,et al. A 3 GHz Fractional All-Digital PLL With a 1.8 MHz Bandwidth Implementing Spur Reduction Techniques , 2009, IEEE Journal of Solid-State Circuits.
[2] K.J. Wang,et al. Spurious Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4 GHz Fractional-N PLL , 2008, IEEE Journal of Solid-State Circuits.
[3] R. Staszewski,et al. Elimination of spurious noise due to time-to-digital converter , 2009, 2009 IEEE Dallas Circuits and Systems Workshop (DCAS).
[4] K. Muhammad,et al. All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.
[5] Matthew Z. Straayer,et al. A Low-Noise Wide-BW 3.6-GHz Digital $\Delta\Sigma$ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation , 2008, IEEE Journal of Solid-State Circuits.
[6] A. Abidi,et al. A low noise, wideband digital phase-locked loop based on a new time-to-digital converter with subpicosecond resolution , 2008, 2008 IEEE Symposium on VLSI Circuits.