Convertibility verification and converter synthesis: two faces of the same coin [IP block interfaces]
暂无分享,去创建一个
Alberto L. Sangiovanni-Vincentelli | Thomas A. Henzinger | Roberto Passerone | Luca de Alfaro | A. Sangiovanni-Vincentelli | T. Henzinger | R. Passerone | L. D. Alfaro
[1] Giovanni De Micheli,et al. Modeling hierarchical combinational circuits , 1993, ICCAD.
[2] Sagar Chaki,et al. Types as models: model checking message-passing programs , 2002, POPL '02.
[3] E. Emerson,et al. Tree Automata, Mu-Calculus and Determinacy (Extended Abstract) , 1991, FOCS 1991.
[4] Thomas A. Henzinger,et al. Interface Theories for Component-Based Design , 2001, EMSOFT.
[5] Alberto L. Sangiovanni-Vincentelli,et al. Automatic synthesis of interfaces between incompatible protocols , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[6] Alan J. Hu,et al. Monitor-Based Formal Specification of PCI , 2000, FMCAD.
[7] J. R. Büchi,et al. Solving sequential conditions by finite-state strategies , 1969 .
[8] Wolfgang Thomas,et al. On the Synthesis of Strategies in Infinite Games , 1995, STACS.
[9] Luciano Lavagno,et al. Formal Models for Communication-Based Design , 2000, CONCUR.
[10] Nancy A. Lynch,et al. Hierarchical correctness proofs for distributed algorithms , 1987, PODC '87.
[11] David L. Dill,et al. Trace theory for automatic hierarchical verification of speed-independent circuits , 1989, ACM distinguished dissertations.
[12] Luciano Lavagno,et al. Concurrent execution semantics and sequential simulation algorithms for the Metropolis meta-model , 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627).
[13] Yuri Gurevich,et al. Trees, automata, and games , 1982, STOC '82.
[14] G. De Micheli,et al. Modeling hierarchical combinational circuits , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[15] Thomas A. Henzinger,et al. Interface automata , 2001, ESEC/FSE-9.