Low latency pipelined circular CORDIC

The pipelined CORDIC with linear approximation to rotation has been proposed to achieve reductions in delay, power and area; however, the schemes for rotation (multiplication) and vectoring (division) complicate implementation in a single unit. In this work, we improve the linear approximation scheme, leading to a unified implementation for rotation and vectoring where fully parallel tree multipliers are used instead of the second half of CORDIC iterations. We also combine the linear approximation to rotation with the scale factor compensation so that the compensation is performed concurrently with the rotation process. Comparison with other designs is also provided.

[1]  Debjit Das Sarma,et al.  Measuring the accuracy of ROM reciprocal tables , 1993, Proceedings of IEEE 11th Symposium on Computer Arithmetic.

[2]  Hassan M. Ahmed,et al.  Efficient elementary function generation with multipliers , 1989, Proceedings of 9th Symposium on Computer Arithmetic.

[3]  Bedrich J. Hosticka,et al.  Modified CORDIC algorithm with reduced iterations , 1989 .

[4]  Earl E. Swartzlander,et al.  Hardware Designs for Exactly Rounded Elemantary Functions , 1994, IEEE Trans. Computers.

[5]  Yu Hen Hu,et al.  The quantization effects of the CORDIC algorithm , 1992, IEEE Trans. Signal Process..

[6]  Tomás Lang,et al.  Very-High Radix Division with Prescaling and Selection by Rounding , 1994, IEEE Trans. Computers.

[7]  Tomás Lang,et al.  Parallel Compensation of Scale Factor for the CORDIC Algorithm , 1998, J. VLSI Signal Process..

[8]  Dirk Timmermann,et al.  Low Latency Time CORDIC Algorithms , 1992, IEEE Trans. Computers.

[9]  Javier D. Bruguera,et al.  Faithful powering computation using table look-up and a fused accumulation tree , 2001, Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001.

[10]  Debjit Das Sarma,et al.  Faithful interpolation in reciprocal tables , 1997, Proceedings 13th IEEE Sympsoium on Computer Arithmetic.

[11]  Javier D. Bruguera,et al.  Unified Mixed Radix 2-4 Redundant CORDIC Processor , 1996, IEEE Trans. Computers.

[12]  Tomás Lang,et al.  Digit-Serial Arithmetic , 2004 .