Symbol Phase Synchronizers Tested with Different Input Sequences
暂无分享,去创建一个
[1] Jean C. Imbeaux. Performances of the Delay-Line Multiplier Circuit for Clock and Carrier Synchronization in Digital Satellite Communications , 1983, IEEE J. Sel. Areas Commun..
[2] Marvin K. Simon,et al. Tracking Performance of Symbol Synchronizers for Manchester Coded Data , 1977, IEEE Trans. Commun..
[3] S. Moustakas,et al. Simple clock extraction circuit using a self sustaining monostable multivibrator output signal , 1983 .
[4] A. Jazwinski. Filtering for nonlinear dynamical systems , 1966 .
[5] Antonio A. D'Amico,et al. Efficient non-data-aided carrier and clock recovery for satellite DVB at very low signal-to-noise ratios , 2001, IEEE J. Sel. Areas Commun..
[6] C.R. Hogge. A self correcting clock recovery circuit , 1985, IEEE Transactions on Electron Devices.
[7] Weilin Liu,et al. Data-aided synchronization of coherent CPM-receivers , 1992, IEEE Trans. Commun..
[8] Ran Ginosar,et al. Data synchronization issues in GALS SoCs , 2004, 10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings..
[9] W. Rosenkranz. Phase-Locked Loops with Limiter Phase Detectors in the Presence of Noise , 1982, IEEE Trans. Commun..
[10] Atilio Gameiro,et al. A New Technique to Measure the Jitter , 2001 .
[11] Heidi Steendam,et al. Effectiveness Study of Code-Aided and Non-Code-Aided ML-Based Feedback Phase Synchronizers , 2006, 2006 IEEE International Conference on Communications.