Irregular Class of Multistage Interconnection Network in Parallel Processing
暂无分享,去创建一个
[1] Dharma P. Agrawal,et al. Performance of multiprocessor interconnection networks , 1989, Computer.
[2] Marc Snir,et al. The Performance of Multistage Interconnection Networks for Multiprocessors , 1983, IEEE Transactions on Computers.
[3] Janak H. Patel,et al. Processor-memory interconnections for multiprocessors , 1979, ISCA '79.
[4] Sameer M. Bataineh,et al. Fault-Tolerant Multistage Interconnection Network , 2001, Telecommun. Syst..
[5] Kuldip Singh,et al. Routing and path length algorithm for a cost-effective four-tree multistage interconnection network , 1992 .
[6] Howard Jay Siegel,et al. A survey and comparison of fault-tolerant multistage interconnection networks , 1994 .
[7] P. K. Bansal,et al. Quad tree: a cost-effective fault-tolerant multistage interconnection network , 1992, [Proceedings] IEEE INFOCOM '92: The Conference on Computer Communications.
[8] P. K. Bansal,et al. A new fault tolerant multistage interconnection network , 2002, 2002 IEEE Region 10 Conference on Computers, Communications, Control and Power Engineering. TENCOM '02. Proceedings..
[9] Jinki Park. Two-dimensional ring-Banyan network: a high-performance fault-tolerant switching network , 2006 .