Representation of strained gate-all-around junctionless tunneling nanowire filed effect transistor for analog applications

In this paper, we investigated gate-all-around silicon nanowire (NW)-based junctionless tunnel field effect transistor (FET) which is called junctionless tunnel NWFET (JL-TNWFET) with the impact of variation of amount of uniaxial tensile strain on band-to-band tunneling (BTBT) injection and electrical characteristics. The tunneling model is first calculated for measurements of gate-controlled BTBT in the JL-TNWFET and is compared with the strained JL-TNWFET with similar technology parameters. The simulation results show that the JL-TNWFET have potential for low-operating-voltage application (Vdd$_amp_$lt;0.4V) and represent high ION/IOFF ratio and steep subthreshold swing over many decade while encompassing high ON-state currents. Whereas, the strained JL-TNWFET due to thinner tunneling barrier at the source-channel junction which leads to the increase of carrier tunneling rate shows excellent characteristics with high ON-current, superior transconductance (gm) and cut-off frequency (?T). Display Omitted It was shown that junctionless NW tunnel FET has presented tremendous potential as it combines advantage of JLFET, which has relatively high ON-current and TFET, which has low subthreshold.Junctionless tunnel FET is appropriate for low-operating-voltage application.The change of bandgap is one of the effects of applying uniaxial tensile strain on NWs.Then, the effect of uniaxial tensile strain on electrical performance of these FETs are investigated.We show that strain can significantly improve the amounts of ON-current and analogue parameters.

[1]  Guo-Qiang Lo,et al.  Strain and Materials Engineering for the I-MOS Transistor With an Elevated Impact-Ionization Region , 2007, IEEE Transactions on Electron Devices.

[2]  K. K. Bourdelle,et al.  $\Omega$-Gated Silicon and Strained Silicon Nanowire Array Tunneling FETs , 2012, IEEE Electron Device Letters.

[3]  M. J. Kumar,et al.  Novel Attributes of a Dual Material Gate Nanoscale Tunnel Field-Effect Transistor , 2011, IEEE Transactions on Electron Devices.

[4]  Ken K. Chin,et al.  Dual-material gate (DMG) field effect transistor , 1999 .

[5]  G. Groeseneken,et al.  Quantum Mechanical Performance Predictions of p-n-i-n Versus Pocketed Line Tunnel Field-Effect Transistors , 2013, IEEE Transactions on Electron Devices.

[6]  Yeong-Seuk Kim,et al.  Silicon Complementary Metal–Oxide–Semiconductor Field-Effect Transistors with Dual Work Function Gate , 2006 .

[7]  Doris Schmitt-Landsiedel,et al.  Complementary tunneling transistor for low power application , 2004 .

[8]  S. Trellenkamp,et al.  Inverters With Strained Si Nanowire Complementary Tunnel Field-Effect Transistors , 2013, IEEE Electron Device Letters.

[9]  Sorin Cristoloveanu,et al.  Tunneling field-effect transistor with epitaxial junction in thin germanium-on-insulator , 2009 .

[10]  J. Fossum,et al.  Comparison of threshold-voltage shifts for uniaxial and biaxial tensile-stressed n-MOSFETs , 2004, IEEE Electron Device Letters.

[11]  Bahniman Ghosh,et al.  Performance estimation of sub-30 nm junctionless tunnel FET (JLTFET) , 2013 .

[12]  T. Mayer,et al.  Experimental demonstration of 100nm channel length In0.53Ga0.47As-based vertical inter-band tunnel field effect transistors (TFETs) for ultra low-power logic and SRAM applications , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[13]  E. Kane.  Theory of Tunneling , 1961 .

[14]  L. Selmi,et al.  First demonstration of strained SiGe nanowires TFETs with ION beyond 700µA/µm , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.

[15]  Mohamed Gad-el-Hak,et al.  MEMS : Design and Fabrication , 2005 .

[16]  A junctionless tunnel field effect transistor with low subthreshold slope , 2013 .

[17]  G. Dewey,et al.  Fabrication, characterization, and physics of III–V heterojunction tunneling Field Effect Transistors (H-TFET) for steep sub-threshold swing , 2011, 2011 International Electron Devices Meeting.

[18]  L. Selmi,et al.  Nanoscale MOS Transistors , 2010 .

[19]  Adrian M. Ionescu,et al.  Tunnel field-effect transistors as energy-efficient electronic switches , 2011, Nature.

[20]  Qin Zhang,et al.  Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.

[21]  B. Ghosh,et al.  Junctionless Tunnel Field Effect Transistor , 2013, IEEE Electron Device Letters.

[22]  J. Appenzeller,et al.  Band-to-band tunneling in carbon nanotube field-effect transistors. , 2004, Physical review letters.

[23]  Scott E. Thompson,et al.  Strain effects on three-dimensional, two-dimensional, and one-dimensional silicon logic devices: Predicting the future of strained silicon , 2010 .

[24]  P. Asthana,et al.  Optimal design for a high performance H-JLTFET using HfO2 as a gate dielectric for ultra low power applications , 2014 .