论文信息 - Performance-manufacturability tradeoffs in IC design

Performance-manufacturability tradeoffs in IC design

Traditional VLSI design objectives are to minimize time-to-first-silicon while maximizing performance. Such objectives lead to designs which are not optimum from a manufacturability perspective. The objective of this paper is to illustrate the above claim by performing performance/manufacturability tradeoff analysis. The basis for such an analysis, in which the relationship between a product's clock frequency and wafer productivity is modeled, is described in detail. New applied yield models are discussed as well.

Wojciech Maly | Hans T. Heineken

[1] Wojciech Maly,et al. Computer-aided design for VLSI circuit manufacturability , 1990, Proc. IEEE.

[2] Wojciech Maly,et al. Cost of Silicon Viewed from VLSI Design Perspective , 1994, 31st Design Automation Conference.

[3] Wojciech Maly. Prospects for WSI: a manufacturing perspective , 1992, Computer.

[4] A. V. Ferris-Prabhu,et al. Modeling the critical area in yield forecasts , 1985 .

[5] I. Koren. The Effect of Scaling on the Yield of VLSI Circuits , 1988 .

[6] Charles H. Stapper,et al. Modeling of Defects in Integrated Circuit Photolithographic Patterns , 1984, IBM J. Res. Dev..

[7] Charles H. Stapper,et al. Modeling of Integrated Circuit Defect Sensitivities , 1983, IBM J. Res. Dev..

[8] Wojciech Maly,et al. Yield loss forecasting in the early phases of the VLSI design process , 1996, Proceedings of Custom Integrated Circuits Conference.

[9] Wojciech Maly,et al. Interconnect yield model for manufacturability prediction in synthesis of standard cell based designs , 1996, ICCAD 1996.

[10] Wojciech Maly,et al. Yield estimation model for VLSI artwork evaluation , 1983 .

[11] R. M. Warner. Applying a composite model to the IC yield problem , 1974 .