Study of Via Optimization Problem Based on Estimation of Distribution Algorithm

Optimizing the number of vias is an important approach for improving the performance and the yield of printed circuit boards (PCBs). To optimize the vias of multilayer PCBs, first, we converted the circuit routing diagram into an undirected weighted topology. Then, the mathematical model of the via optimization problem was established on the basis of the topological weight segmentation method. Finally, it was solved using estimation of distribution algorithm (EDA). Compared with the traditional methods, the proposed method was intuitive and easy to implement with no invalid solution existing in the intermediate process and with high operation efficiency. The simulation experiments demonstrated that the proposed algorithm could effectively solve the via optimization problem, and EDA had faster convergence and better effectiveness than the genetic algorithm (GA).

[1]  Min Jiang,et al.  Dynamic Multi-objective Estimation of Distribution Algorithm based on Domain Adaptation and Nonparametric Estimation , 2018, Inf. Sci..

[2]  Martin Pelikan,et al.  An introduction and survey of estimation of distribution algorithms , 2011, Swarm Evol. Comput..

[3]  Chang Liu,et al.  Research of Batch Scheduling with Arrival Time Based on Estimation of Distribution Algorithm , 2014, 2014 Seventh International Symposium on Computational Intelligence and Design.

[4]  Christopher J. Ellison,et al.  Polarity-Switching Top Coats Enable Orientation of Sub–10-nm Block Copolymer Domains , 2012, Science.

[5]  Dechang Pi,et al.  A Pareto-Based Estimation of Distribution Algorithm for Solving Multiobjective Distributed No-Wait Flow-Shop Scheduling Problem With Sequence-Dependent Setup Time , 2019, IEEE Transactions on Automation Science and Engineering.

[6]  A. Hashimoto,et al.  Wire routing by optimizing channel assignment within large apertures , 1971, DAC '71.

[7]  Ashim Kumar Mahato,et al.  Via Minimization for Multi-layer Channel Routing in VLSI Design , 2014, 2014 Fourth International Conference on Communication Systems and Network Technologies.

[8]  Hiroki Tamura,et al.  A Neural-based Algorithm for Topological Via-minimization Problem , 2004 .

[9]  Sumio Masuda,et al.  The Via Minimization Problem is NP-Complete , 1989, IEEE Trans. Computers.

[10]  David Z. Pan,et al.  Graph-Based Redundant Via Insertion and Guiding Template Assignment for DSA-MP , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.