A comparative analysis of different fault simulation techniques for VLSI circuits testing

Two solutions for the problem of fault simulation of digital integrated circuits and a comparison of their performance are presented. The first fault simulator is a serial simulator. Because of the efficiency of the logic simulation algorithm the results are quite good. The second is a differential fault simulator which takes advantage of the order in which the faults are simulated. These fault simulators will work in an automatic test pattern generation (ATPG) system which deals with combinatorial or sequential scan designed circuits considering the stuck-at-0, 1 fault model. An overview of ATPG systems and different methodologies used in fault simulation is also presented. In the description of the suggested approach, special emphasis is given to the basic logic simulator used to implement the fault simulators. Benchmarks have been developed on ISCAS circuits and were obtained in terms of CPU time, fault coverage and number of events, for a set of random vectors.<<ETX>>

[1]  Prabhakar Goel.  Test generation costs analysis and projections , 1980, DAC '80.

[2]  Hideo Fujiwara,et al.  On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.

[3]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[4]  Sunil Jain,et al.  Statistical Fault Analysis , 1985, IEEE Design & Test of Computers.

[5]  D. Pellkofer,et al.  A three-valued fast fault simulator for scan-based VLSI-logic , 1989, [1989] Proceedings of the 1st European Test Conference.

[6]  Ernst G. Ulrich,et al.  Concurrent simulation of nearly identical digital networks , 1974, Computer.

[7]  Michael H. Schulz,et al.  SOCRATES: a highly efficient automatic test pattern generation system , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  J. Paul Roth,et al.  Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits , 1967, IEEE Trans. Electron. Comput..

[9]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[10]  Douglas B. Armstrong,et al.  A Deductive Method for Simulating Faults in Logic Circuits , 1972, IEEE Transactions on Computers.

[11]  H. T. Nagle,et al.  The VLSI circuit test problem-a tutorial , 1989 .

[12]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[13]  P. R. Menon,et al.  Critical Path Tracing: An Alternative to Fault Simulation , 1984, IEEE Des. Test.

[14]  Parker,et al.  Design for Testability—A Survey , 1982, IEEE Transactions on Computers.

[15]  Wu-Tung Cheng,et al.  Differential fault simulation for sequential circuits , 1990, J. Electron. Test..