论文信息 - Analog CMOS four-quadrant multiplier and divider

Analog CMOS four-quadrant multiplier and divider

An analog CMOS four-quadrant multiplier and a two-quadrant divider circuit are introduced. The multiplier operates for a power supply /spl plusmn/1.5 V and its differential input range is /spl plusmn/1 V with less than 0.2% linearity error. The THD is less than 0.3% with input range up to /spl plusmn/0.8 V. The divider offers the facility of independent control of the sensitivity and has acceptable precision useful in analog signal processing, fuzzy control and instrumentation applications. Experimental results verify the simulation ones demonstrating the feasibility of both circuits.

Stilianos Siskos | Spiridon Vlassis

[1] C. A. Karybakas,et al. A simple analog division scheme , 1991 .

[2] Cheng-Chieh Chang,et al. CMOS analog divider and four-quadrant multiplier using pool circuits , 1995 .

[3] Stylianos Siskos,et al. CMOS current conveyor , 1992 .

[4] Takeshi Yamakawa. High-speed fuzzy controller hardware system: The mega-FIPS machine , 1988, Inf. Sci..

[5] Peter Aronhime,et al. Quotient circuits employing VVR , 1992 .

[6] Shen-Iuan Liu. Low voltage CMOS four-quadrant multiplier , 1994 .

[7] P. E. Allen,et al. Low-voltage, four-quadrant, analogue CMOS multiplier , 1994 .

[8] Mohammed Ismail,et al. MOS multiplier/divider cell for analogue VLSI , 1989 .

[9] D. Patranabis,et al. A simple analog divider having independent control of sensitivity and design conditions , 1990 .

[10] Mohammed Ismail,et al. Analog VLSI Implementation of Neural Systems , 2011, The Kluwer International Series in Engineering and Computer Science.

[11] Terri S. Fiez,et al. Analog VLSI : signal and information processing , 1994 .

[12] Shen-IuanLiu,et al. Low-voltage CMOS four-quadrant multiplier , 1997 .