Real-time video decoding scheme for HDTV set-top boxes

We present a scheme for real-time digital HDTV video decoding suitable for DVB or ATSC set-top boxes. Our technique is based on a dual decoding datapath controlled in two fixed-scheduling combinations with an efficient memory interface scheme for anchor pictures. Unlike other decoding approaches such as the slice bar decoding method and the crossing-divided method, our scheme reduces memory access contention problem to achieve real-time HDTV decoding without a high cost in overall decoder buffers, architecture, and bus. Our simulation shows that with a relatively low rate 81 MHz clock, our decoder can decode MPEG-2 MP@HL HDTV in real-time, based on a video format of 1920 /spl times/ 1080 pixels/frame at 30 frames/s, at a bit rate of 18-22 Mbps.

[1]  A. Cugnini,et al.  MPEG-2 video decoder for the digital HDTV Grand Alliance system , 1995 .

[2]  C.L. Lee,et al.  IMPLEMENTATION OF DIGITAL HDTV VIDEO DECODER BY MULTIPLE MULTIMEDIA VIDEO PROCESSORS , 1996, 1996. Digest of Technical Papers., International Conference on Consumer Electronics.

[3]  C. L. Lee Parallel implementation of motion-compensation for HDTV video decoder , 1997 .

[4]  Jay K. Strosnider,et al.  Scheduling analysis of the Micro Channel Architecture for multimedia applications , 1994, 1994 Proceedings of IEEE International Conference on Multimedia Computing and Systems.

[5]  Hui Wang,et al.  A novel HDTV video decoder and decentralized control scheme , 2001, IEEE Trans. Consumer Electron..

[6]  Fabrizio Frescura,et al.  DSP based OFDM demodulator and equalizer for professional DVB-T receivers , 1999 .

[7]  Wu,et al.  An HDTV Video Decoder IC For ATV Receivers , 1997, 1997 International Conference on Consumer Electronics.

[8]  Songyu Yu,et al.  Design and implementation of HDTV source decoder , 1998 .

[9]  Jay K. Strosnider,et al.  Engineering and Analysis of Fixed Priority Schedulers , 1993, IEEE Trans. Software Eng..

[10]  Soo-Ik Chae,et al.  A cost-effective architecture for HDTV video decoder in ATSC receivers , 1998 .

[11]  C. L. Lee Parallel implementation of motion-compensation for HDTV video decoder , 1997, ISCE '97. Proceedings of 1997 IEEE International Symposium on Consumer Electronics (Cat. No.97TH8348).

[12]  Nam Ling,et al.  Architecture and bus-arbitration schemes for MPEG-2 video decoder , 1999, IEEE Trans. Circuits Syst. Video Technol..

[13]  Geib,et al.  Reducing Memory In MPEG2-video-decoder-architecture , 1997, 1997 International Conference on Consumer Electronics.