Burst-mode communication (or burst-mode transmission) has been increasingly adopted in modern wireless communication systems. It requires a digital timing recovery circuit with short acquisition time. The bang-bang phase detector is widely used in digital timing recovery circuits owing to its simple structure. However, these timing recovery circuits do not provide a quick acquisition. In this paper, an enhanced bang-bang phase detector is proposed, increasing the resolution of the timing error by over-sampling the data L times and therefore reducing the phase error variance by 1/L2 times. This timing recovery scheme can be implemented using a direct digital synchronizer (DDS). Both simulation and experimental results illustrate that the new scheme has a shorter acquisition time and a longer holding time, satisfying the need of burst-mode communications
[1]
C. Andre,et al.
Analysis of a half-rate bang-bang phase-locked-loop
,
2002
.
[2]
Wentai Liu,et al.
Analysis of phase noise due to bang-bang phase detector in PLL-based clock and data recovery circuits
,
2003,
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[3]
C. Andre T. Salama,et al.
An improved bang-bang phase detector for clock and data recovery applications
,
2001,
ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[4]
Roland E. Best.
Phase-locked loops : design, simulation, and applications
,
2003
.