Practical issues in scheduling and dispatching in semiconductor wafer fabrication

Abstract Scheduling and dispatching in wafer fabrication is an unenviable task. This paper highlights the difficulties encountered in a real setting and describes theoretical and practical problems, many of which still need a satisfactory resolution. Research is applied more to examples than to models, and technical problems are presented that are difficult to solve even in an idealized setting.

[1]  Lawrence M. Wein,et al.  Scheduling semiconductor wafer fabrication , 1988 .

[2]  C. R. Glassey,et al.  Bottleneck starvation indicators for shop floor control (semiconductor manufacturing process) , 1988 .

[3]  Rafael A. Perez,et al.  Scheduling semiconductor wafer production: an expert system implementation , 1989, IEEE Expert.

[4]  Mauricio G. C. Resende,et al.  Closed-loop job release control for VLSI circuit manufacturing , 1988 .

[5]  David J. Miller,et al.  Simulation of a semiconductor manufacturing line , 1990, CACM.

[6]  W. R. Runyan,et al.  Semiconductor integrated circuit processing technology , 1990 .

[7]  Mauricio G. C. Resende,et al.  A scheduling rule for job release in semiconductor fabrication , 1988 .

[8]  John W. Fowler,et al.  Real-time control of multiproduct bulk-service semiconductor manufacturing processes , 1992 .

[9]  C. Roger Glassey,et al.  Bottleneck Starvation Indicators for Shop Floor Control , 1988 .

[10]  Ram Akella,et al.  Control of batch processing systems in semiconductor wafer fabrication facilities , 1992 .

[11]  Colin L. Moodie,et al.  A rule-based control method for a multi-loop production system , 1989, Artif. Intell. Eng..

[12]  R. Atherton,et al.  Signature Analysis: Simulation of Inventory, Cycle Time, and Throughput Trade-Offs in Wafer Fabrication , 1986 .

[13]  David Y. Burman,et al.  Performance analysis techniques for IC manufacturing lines , 1986, AT&T Technical Journal.

[14]  Reha Uzsoy,et al.  Production scheduling algorithms for a semiconductor test facility , 1991 .

[15]  C. R. Glassey,et al.  The use of bottleneck starvation avoidance with queue predictions in shop floor control , 1989, WSC '89.

[16]  P. K. Johri.  Dispatching in an integrated circuit wafer fabrication line , 1989, WSC '89.

[17]  G. Constantine.  Combinatorial theory and statistical design , 1987 .

[18]  Pravin K. Johri.  Overlapping machine groups in semiconductor wafer fabrication , 1994 .

[19]  C. R. Glassey,et al.  Dynamic batching heuristic for simultaneous processing , 1991 .

[20]  Judith E. Dayhoff,et al.  Signature analysis of dispatch schemes in wafer fabrication , 1986 .

[21]  Hong Chen,et al.  Empirical Evaluation of a Queueing Network Model for Semiconductor Wafer Fabrication , 1988, Oper. Res..

[22]  Pravin Kumar Johri,et al.  Optimal partition for shop floor control in semiconductor wafer fabrication , 1992 .