An 8.69 Mvertices/s 278 Mpixels/s tile-based 3d graphics full pipeline with embedded performance counting module, real-time bus tracer and protocol checker for consumer electronics

A tiled-based 3D graphics IP is designed to support OpenGL ES 1.0. The test chip runs at 139 MHz and achieves 8.69 Mvertices/s and 278 Mpixels/s with its die size as 15.7 mm2. The IP includes embedded circuitry to monitor run time 3DG characteristics, detect bus protocol error and inefficiency, and capture bus trace at various abstraction levels with compression ratio up to 98%.

[1]  Ing-Jer Huang,et al.  An Embedded Multi-resolution AMBA Trace Analyzer for Microprocessor-based SoC Integration , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[2]  H. Yoo,et al.  A 50 Mvertices/s graphics processor with fixed-point programmable vertex shader for mobile applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[3]  Hoi-Jun Yoo,et al.  A 52.4mW 3D Graphics Processor with 141Mvertices/s Vertex Shader and 3 Power Domains of Dynamic Voltage and Frequency Scaling , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Lee-Sup Kim,et al.  An SoC with 1.3 gtexels/s 3-D graphics full pipeline for consumer applications , 2006, IEEE Journal of Solid-State Circuits.

[5]  Lee-Sup Kim,et al.  A 36fps SXGA 3D Display Processor with a Programmable 3D Graphics Rendering Engine , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  M. Imai,et al.  A 109.5mW 1.2V 600M texels/s 3-D graphics engine , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[7]  Hoi-Jun Yoo,et al.  A 155-mW 50-m vertices/s graphics processor with fixed-point programmable vertex shader for mobile applications , 2006, IEEE Journal of Solid-State Circuits.