Insights Into the Power-Off and Power-On Transient Performance of Power-Rail ESD Clamp Circuits

The power-off and power-on transient performance of power-rail electrostatic discharge (ESD) clamp circuits is investigated in this paper. In order to serve this purpose, the transient performance of a timed shutoff power-rail ESD clamp circuit in a 65-nm CMOS process is characterized by a three-terminal test method. Based on the characterization results, several insights are summarized: it is found that the bigFET response time of the investigated circuit is dependent on the pulse peak voltage. Besides, the resistor–capacitor network is verified to be a slew-rate detector instead of a rise-time detector. Moreover, the different bigFET response mechanisms under various power-on disturbances are clarified. In addition, the validity of these insights for other designs is also discussed in this paper.

[1]  M. Stockinger,et al.  Boosted and distributed rail clamp networks for ESD protection in advanced CMOS technologies , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[2]  Ming-Dou Ker,et al.  Area-Efficient ESD Clamp Circuit With a Capacitance-Boosting Technique to Minimize Standby Leakage Current , 2015, IEEE Transactions on Device and Materials Reliability.

[3]  Xing Zhang,et al.  Transient and Static Hybrid-Triggered Active Clamp Design for Power-Rail ESD Protection , 2016, IEEE Transactions on Electron Devices.

[4]  Philippe Roussel,et al.  Transient voltage overshoot in TLP testing — Real or artifact? , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.

[5]  N. Nolhier,et al.  Accurate transient behavior measurement of high-voltage ESD protections based on a very fast transmission-line pulse system , 2009, 2009 31st EOS/ESD Symposium.

[6]  R. Gauthier,et al.  Design and characterization of a multi-RC-triggered MOSFET-based power clamp for on-chip ESD protection , 2006, 2006 Electrical Overstress/Electrostatic Discharge Symposium.

[7]  James Miller,et al.  CDM protection design for CMOS applications using RC-triggered rail clamps , 2009, 2009 31st EOS/ESD Symposium.

[8]  Jeremy C. Smith,et al.  A MOSFET power supply clamp with feedback enhanced triggering for ESD protection in advanced CMOS technologies , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[9]  Xing Zhang,et al.  Novel insights into the power-off and power-on transient performance of power-rail ESD clamp circuit , 2016, 2016 38th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).

[10]  Charvaka Duvvury,et al.  System efficient ESD design , 2015, Microelectron. Reliab..

[11]  Wenzhong Zhang,et al.  An active MOSFET rail clamp network for component and system level protection , 2013, 2013 35th Electrical Overstress/Electrostatic Discharge Symposium.

[12]  Ming-Dou Ker,et al.  Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latchup-Like Failure During System-Level ESD Test , 2008, IEEE Journal of Solid-State Circuits.

[13]  Xing Zhang,et al.  A wafer-level characterization method of ESD protection circuits for both component-level and system-level applications , 2016, 2016 Asia-Pacific International Symposium on Electromagnetic Compatibility (APEMC).

[14]  James W. Miller,et al.  A CDM robust 5V distributed ESD clamp network leveraging both active MOS and lateral NPN conduction , 2011, EOS/ESD Symposium Proceedings.

[15]  R. Gauthier,et al.  A compact, timed-shutoff, MOSFET-based power clamp for on-chip ESD protection , 2004, 2004 Electrical Overstress/Electrostatic Discharge Symposium.

[16]  Ramachandran Venkatasubramanian,et al.  Rail Clamp with Dynamic Time-Constant Adjustment , 2016, IEEE Journal of Solid-State Circuits.

[17]  Ming-Dou Ker,et al.  Component-Level Measurement for Transient-Induced Latch-up in CMOS ICs Under System-Level ESD Considerations , 2006, IEEE Transactions on Device and Materials Reliability.

[18]  Yang Xiu,et al.  Theory of active clamp response to power-on ESD and implications for power supply integrity , 2014, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2014.