Rephasing: A Transformation Technique for the Manipulation of Timing Constraints
暂无分享,去创建一个
[1] Miodrag Potkonjak,et al. Optimizing resource utilization using transformations , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[2] Giovanni De Micheli,et al. Interface optimization for concurrent systems under timing constraints , 1993, IEEE Trans. Very Large Scale Integr. Syst..
[3] Charles E. Leiserson,et al. A TIMING ANALYSIS OF LEVEL-CLOCKED CIRCUITRY , 1990 .
[4] Stephen H. Unger,et al. Clocking Schemes for High-Speed Digital Systems , 1986, IEEE Transactions on Computers.
[5] Stephen H. Unger. Tan: "Optimal Clocking Schemes for High Speed Digital Systems , 1983 .
[6] Pierre G. Paulin,et al. Scheduling and Binding Algorithms for High-Level Synthesis , 1989, 26th ACM/IEEE Design Automation Conference.
[7] Miodrag Potkonjak,et al. Transforming linear systems for joint latency and throughput optimization , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.
[8] R. K. Brayton,et al. Valid clocking in wavepipelined circuits , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.
[9] Miodrag Potkonjak,et al. Fast prototyping of datapath-intensive architectures , 1991, IEEE Design & Test of Computers.
[10] Giovanni De Micheli,et al. Inserting active delay elements to achieve wave pipelining , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[11] Giovanni De Micheli,et al. High Level Synthesis of ASlCs un - der Timing and Synchronization Constraints , 1992 .
[12] Joos Vandewalle,et al. Loop Optimization in Register-Transfer Scheduling for DSP-Systems , 1989, 26th ACM/IEEE Design Automation Conference.
[13] Miodrag Potkonjak,et al. HYPER-LP: a system for power minimization using architectural transformations , 1992, ICCAD 1992.