论文信息 - IP integration methodology for SoC design

IP integration methodology for SoC design

Integrating intellectual property (IP) components into system-on-chip (SoC) designs requires the use of a generic parameterizable hardware/software interface to increase reuse efficiently, quality and productivity of SoC design. In this paper, we propose a design approach for wrapping the cycle accurate bit accurate (CABA) interface of hardware IPs. This interface integrates many communication and synchronization mechanisms with respect to the virtual component interface (VCI) protocol from VSIA to fulfill IP designer and IP integrator requirements.

[1] Frank Vahid,et al. Prefetching for improved bus wrapper performance in cores , 2002, TODE.

[2] Philippe Coussy,et al. A design methodology for IP integration , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[3] Nacer-Eddine Zergainoh,et al. Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC Design , 2003, DATE.

[4] Robertas Damasevicius,et al. Wrapping of Soft IPs for Interface-based Design Using Heterogeneous Metaprogramming , 2003, Informatica.

[5] Frédéric Pétrot,et al. Lightweight Implementation of the POSIX Threads API for an On-Chip MIPS Multiprocessor with VCI Interconnect , 2003, DATE.

[6] Pierre Bricaud,et al. Reuse methodology manual for system-on-chip designs , 1998 .