Finite state machine state assignment targeting low power consumption
暂无分享,去创建一个
[1] Kaushik Roy,et al. SYCLOP: synthesis of CMOS logic for low power applications , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.
[2] Yinshui Xia,et al. Genetic algorithm based state assignment for power and area optimisation , 2002 .
[3] Tiziano Villa,et al. NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementations , 1989, 26th ACM/IEEE Design Automation Conference.
[4] John H. Holland,et al. Adaptation in Natural and Artificial Systems: An Introductory Analysis with Applications to Biology, Control, and Artificial Intelligence , 1992 .
[5] Brian W. Kernighan,et al. An efficient heuristic procedure for partitioning graphs , 1970, Bell Syst. Tech. J..
[6] Santanu Chattopadhyay,et al. Low power state assignment and flipflop selection for finite state machine synthesis: a genetic algorithmic approach , 2001 .
[7] Akhilesh Tyagi,et al. Re-encoding for low power state assignment of FSMs , 1995, ISLPED '95.
[8] H. D. Miller,et al. The Theory Of Stochastic Processes , 1977, The Mathematical Gazette.
[9] P. R. Stephan,et al. SIS : A System for Sequential Circuit Synthesis , 1992 .
[10] Dake Liu,et al. Power consumption estimation in CMOS VLSI chips , 1994, IEEE J. Solid State Circuits.
[11] Akhilesh Tyagi,et al. Low power FSM design using Huffman-style encoding , 1997, Proceedings European Design and Test Conference. ED & TC 97.
[12] Reiner Kolla,et al. Spanning tree based state encoding for low power dissipation , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).