This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1 Scalable Hardware Trojan Diagnosis
暂无分享,去创建一个
[1] Miodrag Potkonjak,et al. SVD-Based Ghost Circuitry Detection , 2009, Information Hiding.
[2] S. G. Duvall,et al. Statistical circuit modeling and optimization , 2000, 2000 5th International Workshop on Statistical Metrology (Cat.No.00TH8489.
[3] Michael S. Hsiao,et al. Error Diagnosis of Sequential Circuits Using Region-Based Model , 2005, J. Electron. Test..
[4] Miodrag Potkonjak,et al. Scalable segmentation-based malicious circuitry detection and diagnosis , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[5] Michael S. Hsiao,et al. Error Diagnosis of Sequential Circuits Using Region-Based Model , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.
[6] Mark Mohammad Tehranipoor,et al. Power supply signal calibration techniques for improving detection resolution to hardware Trojans , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.
[7] Miodrag Potkonjak,et al. CAD-based Security, Cryptography, and Digital Rights Management , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[8] A. Asenov. Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 /spl mu/m MOSFET's: A 3-D "atomistic" simulation study , 1998 .
[9] Jan M. Rabaey,et al. Ultralow-Power Design in Near-Threshold Region , 2010, Proceedings of the IEEE.
[10] Michael S. Hsiao,et al. Guided test generation for isolation and detection of embedded trojans in ics , 2008, GLSVLSI '08.
[11] Miodrag Potkonjak,et al. Malicious Circuitry Detection Using Thermal Conditioning , 2011, IEEE Transactions on Information Forensics and Security.
[12] Jie Li,et al. At-speed delay characterization for IC authentication and Trojan Horse detection , 2008, 2008 IEEE International Workshop on Hardware-Oriented Security and Trust.
[13] Ralph L. Keeney,et al. Decisions with multiple objectives: preferences and value tradeoffs , 1976 .
[14] Berk Sunar,et al. Trojan Detection using IC Fingerprinting , 2007, 2007 IEEE Symposium on Security and Privacy (SP '07).
[15] Miodrag Potkonjak,et al. Hardware Trojan horse detection using gate-level characterization , 2009, 2009 46th ACM/IEEE Design Automation Conference.
[16] J.C.H. Phang,et al. Resolution and sensitivity enhancements of scanning optical microscopy techniques for integrated circuit failure analysis , 2009, 2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits.
[17] Miodrag Potkonjak,et al. Trusted Integrated Circuits: A Nondestructive Hidden Characteristics Extraction Approach , 2008, Information Hiding.
[18] Farinaz Koushanfar,et al. Post-silicon timing characterization by compressed sensing , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.
[19] Farinaz Koushanfar,et al. A Survey of Hardware Trojan Taxonomy and Detection , 2010, IEEE Design & Test of Computers.
[20] Duane S. Boning,et al. Analysis and decomposition of spatial variation in integrated circuit processes and devices , 1997 .
[21] R. L. Keeney,et al. Decisions with Multiple Objectives: Preferences and Value Trade-Offs , 1977, IEEE Transactions on Systems, Man, and Cybernetics.
[22] J. Torrellas,et al. VARIUS: A Model of Process Variation and Resulting Timing Errors for Microarchitects , 2008, IEEE Transactions on Semiconductor Manufacturing.
[23] Lei He,et al. Temperature-Aware Performance and Power Modeling , 2004 .
[24] Michael S. Hsiao,et al. A region based approach for the identification of hardware Trojans , 2008, 2008 IEEE International Workshop on Hardware-Oriented Security and Trust.
[25] Miodrag Potkonjak,et al. Gate-level characterization: Foundations and hardware security applications , 2010, Design Automation Conference.
[26] James Tschanz,et al. Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[27] B. Cline,et al. Analysis and modeling of CD variation for statistical static timing , 2006, ICCAD '06.
[28] Miodrag Potkonjak,et al. Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability , 2008, 2008 45th ACM/IEEE Design Automation Conference.
[29] Janusz Rajski,et al. Logic BIST for large industrial designs: real issues and case studies , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[30] Gang Qu,et al. A combined gate replacement and input vector control approach for leakage current reduction , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[31] Swarup Bhunia,et al. Towards Trojan-Free Trusted ICs: Problem Analysis and Detection Scheme , 2008, 2008 Design, Automation and Test in Europe.