论文信息 - Analysis and modeling of on-chip high-voltage generator circuits for use in EEPROM circuits

Analysis and modeling of on-chip high-voltage generator circuits for use in EEPROM circuits

Most of the presently available EEPROM circuits feature 5-V-only operation and therefore incorporate on-chip high-voltage generators. In spite of the importance of these latter circuits, a thorough analysis of the circuit has not been presented. In this paper the characteristics of the voltage multiplier circuit are thoroughly analyzed and modeled. The results obtained from this analysis are fully confirmed by experiments. The degradation characteristics of the circuit are discussed and its capability to compensate for nonvolatile memory degradation is shown. >

[1] D. Cioaca,et al. A million-cycle CMOS 256 K EEPROM , 1987 .

[2] N. D. Arora,et al. Semi-empirical model for the threshold voltage of a double implanted MOSFET and its temperature dependence , 1987 .

[3] J. Fellrath,et al. Low-voltage single supply CMOS electrically erasable read-only memory , 1980, IEEE Transactions on Electron Devices.

[4] G. Groeseneken,et al. A quantitative model for the conduction in oxides thermally grown from polycrystalline silicon , 1986, IEEE Transactions on Electron Devices.

[5] Te-Long Chiu,et al. An electrically alterable nonvolatile memory cell using a floating-gate structure , 1979 .

[6] Y.W. Hu,et al. High-voltage regulation and process considerations for high-density 5 V-only E/sup 2/PROM's , 1983, IEEE Journal of Solid-State Circuits.

[7] Albert Fazio,et al. Reliability Comparison of Flotox and Textured-Polysilicon E2PROMs , 1987, 25th International Reliability Physics Symposium.

[8] J. F. Dickson,et al. On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .