论文信息 - Hierarchical Model-Order Reduction Flow

Hierarchical Model-Order Reduction Flow

This paper presents a hierarchical model-order reduction (HMOR) flow, where the linear parts of a hierarchically defined circuits are divided into independently reducable subcircuits. The impact of the hierarchical structure and circuit partitioning on two MOR methods is discussed and some simulation results are presented.

Janne Roos | Pekka Miettinen | Mikko Honkala | Carsten Neff

[1] Janet Roveda,et al. HiPRIME: hierarchical and passivity preserved interconnect macromodeling engine for RLKC power delivery , 2005, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2] Haifang Liao,et al. Partitioning and reduction of RC interconnect networks based on scattering parameter macromodels , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[3] J. Roos,et al. Comparison of reduced-order interconnect macromodels for time-domain simulation , 2004 .

[4] Janne Roos,et al. Partitioning-Based RL-In–RL-Out MOR Method , 2010 .

[5] Charlie Chung-Ping Chen,et al. Hierarchical model order reduction for signal-integrity interconnect synthesis , 2001, GLSVLSI '01.

[6] Lawrence T. Pileggi,et al. PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.

[7] Janne Roos,et al. Study and development of an efficient RC-in-RC-out MOR method , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.