Power Delivery for Multicore Systems

As the industry moves from single- to multicore processors, the challenges of how to reliably design and analyze power delivery for such systems arise. We study various workload assignments to cores and their effect on the global power supply noise and ground bounce. We provide a detailed analysis of single and multiple cores and develop analytical formulas to capture the power supply noise and ground bounce of the system. We introduce metrics to estimate the amount of noise propagated from core to core and propose a supply noise aware workload assignment method. In our experiments, we show that timing constraints can be significantly affected if workload assignments are not properly made.

[1]  M. Saint-Laurent,et al.  Impact of power-supply noise on timing in high-frequency microprocessors , 2004, IEEE Transactions on Advanced Packaging.

[2]  Malgorzata Marek-Sadowska,et al.  Buffer delay change in the presence of power and ground noise , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Gang Qu,et al.  Power Management of Multicore Multiple Voltage Embedded Systems by Task Scheduling , 2007, 2007 International Conference on Parallel Processing Workshops (ICPPW 2007).

[4]  Balaram Sinharoy,et al.  POWER4 system microarchitecture , 2002, IBM J. Res. Dev..

[5]  Ryan W. Apperson,et al.  AsAP: An Asynchronous Array of Simple Processors , 2008, IEEE Journal of Solid-State Circuits.

[6]  Rajeev Balasubramonian,et al.  Power Efficient Approaches to Redundant Multithreading , 2007, IEEE Transactions on Parallel and Distributed Systems.

[7]  J. S. Neely,et al.  Interconnect and circuit modeling techniques for full-chip power supply noise analysis , 1998 .

[8]  Sanjay Pant,et al.  Power Grid Physics and Implications for CAD , 2007, IEEE Design & Test of Computers.

[9]  Kaushik Roy,et al.  Decoupling capacitance allocation and its application topower-supply noise-aware floorplanning , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Vivek Tiwari,et al.  Topological analysis for leakage prediction of digital circuits , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[11]  Masanori Hashimoto,et al.  Validation of a Full-Chip Simulation Model for Supply Noise and Delay Dependence on Average Voltage Drop With On-Chip Delay Measurement , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  William V. Huott,et al.  Comparison of Split-Versus Connected-Core Supplies in the POWER6 Microprocessor , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[13]  James H. Anderson,et al.  Real-Time Scheduling on Multicore Platforms , 2006, 12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'06).

[14]  David E. Johnson,et al.  Electric Circuit Analysis , 1989 .

[15]  Andrew R. Conn,et al.  Noise considerations in circuit optimization , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Farid N. Najm,et al.  Timing Analysis in Presence of Power Supply and Ground Voltage Variations , 2003, ICCAD 2003.

[17]  Chandramouli V. Kashyap,et al.  An "effective" capacitance based delay metric for RC interconnect , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[18]  Yehea I. Ismail,et al.  Modeling and Characterizing Power Variability in Multicore Architectures , 2007, 2007 IEEE International Symposium on Performance Analysis of Systems & Software.

[19]  Dhabaleswar K. Panda,et al.  Designing High Performance and Scalable MPI Intra-node Communication Support for Clusters , 2006, 2006 IEEE International Conference on Cluster Computing.

[20]  Sani R. Nassif,et al.  Technology trends in power-grid-induced noise , 2002, SLIP '02.

[21]  Ibrahim N. Hajj,et al.  Maximum current estimation in CMOS circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.