Ultra low-power radio design for wireless sensor networks

Power consumption and size are the most important challenges faced when designing radios for distributed wireless sensor networks (WSN). Reducing power consumption requires optimization across all the layers of the communication systems. Although the MAC layer plays a crucial role in the overall energy efficiency, the radio remains one of the bottleneck for implementing ultra low-power WSN. The power consumption of the radios available today does not allow for continuous operation and the radio has to be duty-cycled in order to reach the targeted several years autonomy. This clearly has an impact on how to design a radio for WSN. Reducing the node size can be partly achieved by a high level of integration of all the functions required by one node on a single chip. This leads to systems-on-chip (SoC) that are dedicated to WSN. This paper addresses the different issues in the design of ultra low-power WSN with a particular emphasis on the radio. It reviews the constraints imposed on the transceiver design by the low-power and low-voltage specifications, the duty-cycled operation and the modulation scheme. Several radio architectures that can potentially be used for WSN are discussed in the perspective of a CMOS implementation. As examples, the 1st-and 2nd-generation of WiseNET ultra low-power transceivers are presented. The 1st-generation WiseNET transceiver is integrated in a 0.5 /spl mu/m standard digital CMOS process. It operates in the 434 MHz band and consumes only 1 mW from a 1 V supply, while achieving a -95 dBm sensitivity for a 24 kb/s data rate with a 10/sup -3/ BER. The 2nd-generation WiseNET transceiver was designed and specifically optimized for the new WiseMAC protocol specially developed for WSN. It runs from a single 1.5 V battery and operates down to 0.9 V while consuming only 1.8 mW in receive mode. It achieves a -104 dBm sensitivity for 25 kb/s data rate with a 10/sup -3/ BER. In addition to this low-power radio, the 2nd-generation WiseNET system-on-chip (SoC) also includes all the functions required for data acquisition, processing and storage of the information provided by the sensor. The WiseNET solution comprising the WiseNET SoC together with the WiseMAC protocol consumes more than 30 times less power than comparable solutions available today, using for example the IEEE 802.15.4 standard. Finally, some important blocks such as the frequency synthesizer and the ADC are discussed in the perspective of moving to higher data rates, higher operating frequency and phase modulation, taking as example the IEEE 802.15.4 standard. Examples of injection locked oscillators and dividers are given. The conversion of I/Q phase modulated signals to digital are illustrated by an example of an I/Q /spl Delta/-/spl Sigma/ ADC and a direct phase ADC.

[1]  M. Declercq,et al.  A low-power CMOS super-regenerative receiver at 1 GHz , 2001, IEEE J. Solid State Circuits.

[2]  T. Lee,et al.  Superharmonic injection-locked frequency dividers , 1999, IEEE J. Solid State Circuits.

[3]  Christian Enz,et al.  An MOS transistor model for RF IC design valid in all regions of operation , 2002 .

[4]  A.A. Abidi,et al.  A 4.5-mW 900-MHz CMOS receiver for wireless paging , 2000, IEEE Journal of Solid-State Circuits.

[5]  Christian C. Enz,et al.  A novel I/Q mismatch compensation scheme for a low-IF receiver front-end , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[6]  Gregory J. Pottie,et al.  Wireless integrated network sensors , 2000, Commun. ACM.

[7]  A. A. Abidi,et al.  Demodulators for a zero-IF Bluetooth receiver , 2003, IEEE J. Solid State Circuits.

[8]  T. Melly,et al.  Design of high-Q varactors for low-power wireless applications using a standard CMOS process , 2000, IEEE Journal of Solid-State Circuits.

[9]  C. Enz,et al.  WiseNET - An Ultralow-Power Solution for Wireless Sensor Networks , 2004 .

[10]  C. Enz,et al.  MOS transistor modeling for RF IC design , 2000, IEEE Journal of Solid-State Circuits.

[11]  Behzad Razavi.  Architectures and circuits for RF CMOS receivers , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[12]  Christian C. Enz,et al.  Digital receiver architectures for the IEEE 802.15.4 standard , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[13]  Behzad Razavi.  Design of HighQ Varactors for LowPower Wireless Applications Using a Standard CMOS Process , 2003 .

[14]  A. Rofougaran,et al.  A 900 MHz CMOS LC-oscillator with quadrature outputs , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[15]  Jean-Dominique Decotignie,et al.  Low Power MAC Protocols for Infrastructure Wireless Sensor Networks , 2004 .

[16]  Michiel Steyaert,et al.  Low-IF topologies for high-performance analog front ends of fully integrated receivers , 1998 .

[17]  Behzad Razavi,et al.  Design considerations for direct-conversion receivers , 1997 .

[18]  W. Snelgrove,et al.  Optimal (Bandpass) Continuous-Time ZA Modulator , 1997 .

[19]  Kenneth W. Martin,et al.  Complex signal processing is not - complex , 2004, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[20]  T. Melly,et al.  An ultralow-power UHF transceiver integrated in a standard digital CMOS process: architecture and receiver , 2001 .

[21]  A. Sedra,et al.  Quadrature bandpass ΔΣ modulation for digital radio , 1997, IEEE J. Solid State Circuits.

[22]  U. Yodprasit,et al.  Simple topology for low-voltage and low-power RF quadrature oscillators , 2004 .

[23]  Alain-Serge Porret.  Design of a low-power and low-voltage UHF transceiver integrated in a CMOS process , 2002 .

[24]  T. Melly,et al.  An ultralow-power UHF transceiver integrated in a standard digital CMOS process: transmitter , 2001 .

[25]  Ian F. Akyildiz,et al.  Wireless sensor networks: a survey , 2002, Comput. Networks.

[26]  H.R. Rategh,et al.  A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver , 2000, IEEE Journal of Solid-State Circuits.

[27]  A. Sedra,et al.  Quadrature bandpass /spl Delta//spl Sigma/ modulation for digital radio , 1997 .

[28]  Eric A. Vittoz,et al.  Linear networks based on transistors , 1993 .

[29]  Jean-Pierre Hubaux,et al.  Minimum-energy broadcast in all-wireless networks: NP-completeness and distribution issues , 2002, MobiCom '02.

[30]  Behzad Razavi.  A CMOS Frequency Synthesizer with an InjectionLocked Frequency Divider for a 5GHz Wireless LAN Receiver , 2003 .

[31]  Thierry Melly.  Conception d'un émetteur-récepteur à faible consommation intégré en technologie CMOS , 2000 .

[32]  Asad A. Abidi.  Direct-conversion radio transceivers for digital communications , 1995 .

[33]  D. Ruffieux,et al.  A 1 V 433/868 MHz 25 kb/s-FSK 2 kb/s-OOK RF transceiver SoC in standard digital 0.18 /spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[34]  Jean-Pierre Hubaux,et al.  Energy-Efficient Broadcasting in All-Wireless Networks , 2005, Wirel. Networks.

[35]  F. Krummenacher,et al.  The EPFL-EKV MOSFET Model Equations for Simulation , 1998 .

[36]  Omid Shoaei,et al.  Optimal (bandpass) continuous-time /spl Sigma//spl Delta/ modulator , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[37]  Christian C. Enz,et al.  WiseNET: an ultralow-power wireless sensor network solution , 2004, Computer.

[38]  O. Oliaei,et al.  A 5-mW sigma-delta modulator with 84-dB dynamic range for GSM/EDGE , 2002 .

[39]  Amre El-Hoiydi,et al.  Low Power Downlink MAC Protocols for Infrastructure Wireless Sensor Networks , 2005, Mob. Networks Appl..

[40]  Catherine Dehollain,et al.  A 2-V 600-/spl mu/A 1-GHz BiCMOS super-regenerative receiver for ISM applications , 1998 .

[41]  Christian C. Enz,et al.  Nonlinear analysis of a Colpitts injection-locked frequency divider , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[42]  Ting-Ping Liu.  A 6.5 GHz monolithic CMOS voltage-controlled oscillator , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[43]  A. Chandrakasan,et al.  Power aware wireless microsensor systems , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[44]  Michiel Steyaert,et al.  A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology , 1995, IEEE J. Solid State Circuits.