A 2-ns detecting time, 2- mu m CMOS built-in current sensing circuit

Built-in current testing is known to enhance the defect coverage in CMOS VLSI. An experimental CMOS chip containing a high-speed built-in current sensing (BICS) circuit design is described. This chip has been fabricated through MOSIS 2- mu m p-well CMOS technology. The power bus current of an 8*8 parallel multiplier is monitored. This BICS detects all implanted short-circuit defects and some implanted open-circuit defects at a clock speed of 30 MHz (limited by the test setup). SPICE3 simulations indicate a defect detection time of about 2 ns. >

[1]  John M. Acken Testing for Bridging Faults (Shorts) in CMOS Circuits , 1983, 20th Design Automation Conference Proceedings.

[2]  Wojciech Maly,et al.  Built-in current testing-feasibility study , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[3]  Yashwant K. Malaiya,et al.  A New Fault Model and Testing Technique for CMOS Devices , 1982, International Test Conference.

[4]  Wojciech Maly,et al.  Testing oriented analysis of CMOS ICs with opens , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[5]  Wojciech Maly,et al.  A self-testing ALU using built-in current sensing , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[6]  Wojciech Maly,et al.  Current sensing for built-in testing of CMOS circuits , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[7]  Mark W. Levi,et al.  CMOS Is Most Testable , 1981, International Test Conference.

[8]  J. M. Soden,et al.  Electrical properties and detection methods for CMOS IC defects , 1989, [1989] Proceedings of the 1st European Test Conference.

[9]  Edward J. McCluskey,et al.  Detecting stuck-open faults with stuck-at test sets , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[10]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.