A Novel Differential Evolution based optimization algorithm for Non-Sliceable VLSI Floorplanning

Floorplanning is an important step in physical design of VLSI circuits. It is used to plan the positions of a set of circuit modules on a chip in order to optimize the circuit performance. However, modern floorplanning takes better care of providing extra options to place dedicated modules in the hierarchical designs to align circuit blocks one by one within certain bounding box for helping sequential data transfer (bus or pipeline) signal in the VLSI circuit. In this paper, the placement of circuit blocks with alignment constraints can be handled using B*tree representation with Differential Evolutionary algorithm. In order to reduce the solution space, feasibility conditions of nonslicing floorplan with alignment constraints have been examined. The properties associated with our proposed Differential Evolutionary algorithm provide the way to produce optimal floorplan. Experimental results based on the MCNC benchmark circuits with the alignment constraint shows that our Differential algorithm can produce promising solutions.

[1]  Larry J. Stockmeyer,et al.  Optimal Orientations of Cells in Slicing Floorplan Designs , 1984, Inf. Control..

[2]  Yao-Wen Chang,et al.  Placement with alignment and performance constraints using the B*-tree representation , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[3]  Igor L. Markov,et al.  Fixed-outline floorplanning through better local search , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.

[4]  Yoji Kajitani,et al.  The quarter-state sequence (Q-sequence) to represent the floorplan and applications to layout optimization , 2000, IEEE APCCAS 2000. 2000 IEEE Asia-Pacific Conference on Circuits and Systems. Electronic Communication Systems. (Cat. No.00EX394).

[5]  Takeshi Yoshimura,et al.  An O-tree representation of non-slicing floorplan and its applications , 1999, DAC '99.

[6]  Yoji Kajitani,et al.  Fixed-outline floorplanning with constraints through instance augmentation , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[7]  R. Storn,et al.  Differential Evolution - A simple and efficient adaptive scheme for global optimization over continuous spaces , 2004 .

[8]  Rainer Storn,et al.  Differential Evolution – A Simple and Efficient Heuristic for global Optimization over Continuous Spaces , 1997, J. Glob. Optim..

[9]  De-Sheng Chen,et al.  Modem floorplanning with abutment and fixed-outline constraints , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[10]  Yao-Wen Chang,et al.  Voltage-Island Partitioning and Floorplanning Under Timing Constraints , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  De-Sheng Chen,et al.  An efficient genetic algorithm for slicing floorplan area optimization , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[12]  Evangeline F. Y. Young,et al.  On extending slicing floorplan to handle L/T-shaped modules andabutment constraints , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Tsung-Yi Ho,et al.  Bus-driven floorplanning with thermal consideration , 2013, Integr..

[14]  C. L. Liu,et al.  A New Algorithm for Floorplan Design , 1986, DAC 1986.

[15]  Yici Cai,et al.  Floorplanning with abutment constraints based on corner block list , 2001, Integr..

[16]  R. Otten.  Automatic Floorplan Design , 1982, DAC 1982.

[17]  Pearl Y. Wang,et al.  VLSI placement and area optimization using a genetic algorithm to breed normalized postfix expressions , 2002, IEEE Trans. Evol. Comput..

[18]  H. Murata,et al.  Rectangle-packing-based module placement , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[19]  Sheqin Dong,et al.  VLSI Block Placement With Alignment Constraints , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[20]  Yici Cai,et al.  Corner block list: an effective and efficient topological representation of non-slicing floorplan , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[21]  Yoji Kajitani,et al.  Module placement on BSG-structure and IC layout applications , 1996, ICCAD 1996.