Scaling Trends in SET Pulse Widths in Sub-100 nm Bulk CMOS Processes